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ABSTRACT
DESIGN AND IMPLEMENTATION OF A PC-BASED
HEART RATE VARIABILITY AND RESPIRATION
RECORDING SYSTEM
Okay Tunca Korkmaz
M.S. in Electrical and Electronics Engineering
Supervisor: Prof. Dr. Y. Ziya I˙der
October, 2005
Determination of the exact eﬀects of respiration rate on the heart rate variability
requires comprehensive experimental studies. In this context, these two quanti-
ties should be analyzed simultaneously. In this thesis, design and implementation
of a new PC-based heart rate variability recording system with respiration is de-
scribed. The respiration rate is detected by a thermocouple placed in a nasal
tube, whereas a single-channel electrocardiogram (ECG) signal is recorded for
heart rate variability analysis in the system. The PC-based data acquisition
part, which was designed in compliance to patient safety standards, has a Uni-
versal Serial Bus (USB) interface. The speed of data acquisition and patient
comfort during recording make the system advantageous. The HRVs of diﬀerent
patients in both spontaneous and controlled breathing conditions were analyzed
after short-term recordings with the system. Diﬀerences were observed in both
its time-domain parameters and power spectral components.
Keywords: Heart Rate Variability, Respiration, Data Acquisition, USB.
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O¨ZET
PC TABANLI KALP ATIS¸ HIZI DEG˘I˙S¸KENLI˙G˘I˙ VE
SOLUNUM KAYIT SI˙STEMI˙ TASARIMI VE
GERC¸EKLES¸TI˙RI˙LMESI˙
Okay Tunca Korkmaz
Elektrik- Elektronik Mu¨hendislig˘i, Yu¨ksek Lisans
Tez Yo¨neticisi: Prof. Dr. Y. Ziya I˙der
Ekim, 2005
Solunum hızının kalp atıs¸ hızı deg˘is¸kenlig˘i u¨zerindeki kesin etkilerinin belir-
lenmesi, kapsamlı deneysel c¸alıs¸malar gerektirmektedir. Bu bag˘lamda, bu iki
nicelig˘in es¸zamanlı olarak kaydedilmesi s¸arttır. Bu tezde, yeni bir PC tabanlı sol-
unum ve kalp atıs¸ hızı deg˘is¸kenlig˘i kayıt sisteminin tasarımı ve gerc¸ekles¸tirilmesi
anlatılmaktadır. Sistemde, kalp atıs¸ hızı deg˘is¸kenlig˘inin analizi ic¸in tek kanallı
elektrokardiogram (EKG) sinyali kaydedilirken, solunum hızı burun ucuna tu¨ple
yerles¸tirilen bir ısılc¸ift ile algılanmaktadır. Hasta gu¨venlig˘i standartlarına uy-
gun olarak tasarlanan PC tabanlı veri toplama kısmı, bir Evrensel Seri Yol
arayu¨zu¨ne sahiptir. Veri toplama hızı ve kayıt esnasındaki hasta konforu, sistemi
avantajlı hale getirmektedir. Sistemi kullanarak kısa su¨reli kayıtların ardından,
kendilig˘inden ve kontrollu¨ nefes alma durumlarında, farklı hastaların kalp atıs¸
hızı deg˘is¸kenlikleri analiz edildi. Hem zaman bo¨lgesi parametrelerinde hem de
gu¨c¸ spektrumu biles¸enlerinde farklılıklar go¨zlendi.
Anahtar so¨zcu¨kler : Kalp Atıs¸ Hızı Deg˘is¸kenlig˘i, Solunum, Veri Toplama, USB.
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Chapter 1
Introduction
1.1 Objective and Scope
Heart Rate Variability (HRV) attracts signiﬁcant interest from researchers due to
its use as a risk factor for predicting mortality after acute myocardial infarction.
Variation of the heart rate in respiration frequency range, called respiratory
sinus arrhythmia [8], was ﬁrst observed by Ludwig as early as 1840s. Following
this observation, several theories were developed regarding respiration-induced
heart rate control mechanisms [13]. Mathematical models of the respiratory role
in cardiovascular regulation were also developed [14]. However, the exact mech-
anisms of respiration induced HRV are still being investigated.
A need for respiration to be recorded simultaneously with the electrocardio-
gram (ECG) signal has emerged from recent studies directed toward obtaining a
clear understanding of respiratory eﬀects on HRV.
Schipke et al [12] analyzed HRV at six diﬀerent respiration rates to demon-
strate the eﬀect of respiration rate on HRV. In this study, the respiration rate was
observed using a patient-monitored stopwatch, which is not an entirely accurate
means of measurement.
1
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Bernardi et al [4] investigated the eﬀects of controlled breathing, mental stress
and speech on HRV. They showed alterations in the variability and spectral con-
tent of the RR intervals, inﬂuenced by changes in the respiratory pattern. In
that study, since a facial mask would itself have aﬀected respiration, they could
not use a mask for respiratory recordings. Instead they used an inductive belt
plethysmograph to measure the respiration rate, which also causes stress to the
patient.
The objective of this study is the design and implementation of a new real-time
system which records ECG and a respiratory signal in order to ﬁnd the instanta-
neous HRV and respiration rate without causing discomfort to the patient. The
block diagram of the system is shown in ﬁgure 1.1. ECG and respiratory signals
are entered into the front-end circuits and then sent to a PC via the USB line by
an isolated data acquisition system.
Figure 1.1: Block Diagram of the Recording System
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1.2 Organization of the Thesis
In the thesis, ﬁrstly the entire recording system will be presented in order to give
a clear understanding of the design methodology and implementation. Chapter 2
introduces ECG and respiratory signals. The design and implementation of front-
end circuits for these bioelectric sources are shown. Design and implementation of
the isolated data acquisition system is explained in chapter 3. Design simulations
are shown in chapter 4. Performance and safety tests, which were performed on
the device for compliance with the standards are described in chapter 5.
Secondly, chapter 6 explains the digital signal processing techniques used for
recorded data analysis.
Next, the recording experiments on patients and results are shown in chapter
7.
Finally, chapter 8 includes discussion and chapter 9 includes conclusion of this
thesis.
Chapter 2
ECG and Respiratory Signal
Front-End Circuit
2.1 ECG Signal Front-End Circuit Design
During the beating of the heart, heart tissue acts as a volume current source to
generate a time-varying electrical ﬁeld inside the conducting body volume. Due
to this electrical ﬁeld, a potential diﬀerence exists between any two points on the
body surface, called the Electrocardiogram (ECG) signal.
The ECG signal is low in magnitude (1− 2mVpp) and needs to be ampliﬁed.
Furthermore, there is a need for signal conditioning circuits in order to minimize
the eﬀects of interfering signals and noise.
In most cases, operational ampliﬁers (opamps) are used as the basic circuit
element in ampliﬁers of signal conditioning circuits. The electrical equivalent
model of an opamp is given in ﬁgure 2.1, where V 1 and V 2 are input terminal
voltages, Adm diﬀerential mode gain and Acm common mode gain parameters of
the opamp.
Ideally opamps should have inﬁnite input impedances (i.e Zin1 = Zin2 = ∞),
4
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Figure 2.1: Electrical Equivalent Circuit of an OpAmp
inﬁnite diﬀerential gain (Adm = ∞), zero common mode gain (Acm = 0), zero
input bias currents and zero input oﬀset voltages. However, in practice there
are unbalanced circuitries in opamps, preventing the achievement of these ideal
conditions. In the following, we assumed that the opamps used in an ECG circuit
have ﬁnite input impedances and diﬀerential gain and non-zero common mode
gain.
2.1.1 Basic Diﬀerential Ampliﬁers
In ECG instrumentation devices, the ampliﬁcation circuitry is based on using
a diﬀerential ampliﬁer with a reasonable gain [15]. The schematic of such an
ampliﬁer is given in ﬁgure 2.2. The input-output relationship of a diﬀerential
ampliﬁer can be easily found using Kirchoﬀ’s laws and the electrical equivalent
circuit of an opamp given in ﬁgure 2.1. When Zin  max{R1, R2, R3, R4}, input
terminal voltages of the opamp are
Figure 2.2: A Basic Diﬀerential Ampliﬁer
V + =
R4
R3 + R4
V 1 (2.1)
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V − =
R2
R1 + R2
V 2 +
R1
R1 + R2
Vout (2.2)
Vout = Adm(V
+ − V −) + Acm(V
+ + V −
2
) (2.3)
From equations 2.1, 2.2 and 2.3
Vout = Adm(
R4
R3+R4
V 1− R2
R1+R2
V 2− R1
R1+R2
Vout) + Acm(
R4
R3+R4
V 1+ R2
R1+R2
V 2+ R1
R1+R2
Vout
2
)
Vout
AdmR1
R1+R2
=˜Adm(
R4
R3+R4
V 1− R2
R1+R2
V 2) + Acm(
R4
R3+R4
V 1
2
+ R2
R1+R2
V 2
2
)
Selecting R1 = R3 and R2 = R4,
Vout =
R2
R1
(V 1− V 2) + R2
R1
Acm
Adm
(
V 1 + V 2
2
) (2.4)
The Common Mode Rejection Ratio (CMRR) parameter of an opamp is deﬁned
as
CMRR =
Adm
Acm
(2.5)
Thus, equation 2.4 becomes
Vout =
R2
R1
(V 1− V 2) + R2
R1
1
CMRR
(
V 1 + V 2
2
) (2.6)
2.1.2 Properties of an ECG Ampliﬁer
2.1.2.1 Common-Mode Voltage Rejection
There are very small stray capacitances between a human body and power lines
and between a human body and the earth ground. These capacitances produce a
common mode voltage on the body, detected on both electrodes. Since the ECG
signal is a diﬀerential signal that is a few millivolts in amplitude, this common
mode voltage may interfere with the ECG signal due to non-ideality of opamps
used, i.e Acm = 0.
Imbalance in diﬀerential ampliﬁer resistors enhances common mode distur-
bances on the output signal Vout [10]. Also, the CMRR of the opamp used in the
diﬀerential ampliﬁer is an important parameter when selecting the opamps. If the
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CMRR is not high enough, despite matching the resistors perfectly, the designer
cannot achieve good performance in rejection of common mode voltages.
In order to minimize this interference, the three electrode configuration is used
in ECG ampliﬁer designs. Figure 2.3 illustrates this conﬁguration. Common
mode voltage on the body (VB) is caused by stray capacitances CS1 and CS2.
Two electrodes are connected to the instrumentation ampliﬁer inputs, whereas
the third electrode is connected between the right leg of the body and the am-
pliﬁer common via resistance ZRL. In this circuit the common mode input of the
ampliﬁer is
VB = 220V ×
1
jwCS2
‖ ZRL
1
jwCS2
‖ ZRL + 1jwCS1
(2.7)
Since ZRL  1jwCS1 and ZRL  1jwCS2 ,
VB = 220V × ZRL1
jwCS1
(2.8)
Figure 2.3: The Three Electrode Conﬁguration and its Common Mode Equivalent
Circuit
The common mode output of this conﬁguration is negligible in comparison
with the ECG signal. However, patient safety needs are not met. According
to the ”American National Standard: Safe Current Limits for Electromedical
Apparatus”, the patient sink risk current is limited to 50µA for a single fault
condition [6]. If the power lines are touched, a current I = 220V
ZRL
ﬂows through
the patient, exceeding these safe current limits for properly selected ZRL values.
Therefore, all circuitry of the device should be isolated from the earth ground in
order to protect the patient.
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Figure 2.4: An Isolated Ampliﬁer Circuit
Figure 2.4 shows the isolated ampliﬁer circuitry. Isolation impedance is rep-
resented by Ziso. The common mode voltage on the ampliﬁer terminals when
Zin1 = Zin2 = Zin is,
VCM = 220V × ZRL ‖
Zin
2
ZRL ‖ Zin2 + Ziso
×
1
jwCS2
‖ (ZRL ‖ Zin2 + Ziso)
[ 1
jwCS2
‖ (ZRL ‖ Zin2 + Ziso)] + 1jwCS1
(2.9)
Since Ziso  Zin  ZRL,
VCM=˜220V × ZRL
Ziso
×
1
jwCS2
‖ Ziso
( 1
jwCS2
‖ Ziso) + 1jwCS1
(2.10)
which is negligible with respect to diﬀerential ECG signal,when ZRL  Ziso.
When the patient touches the power line, the current ﬂowing through his body
can be calculated as
I =
220V
(ZRL ‖ Zin2 ) + Ziso
=˜
220V
Ziso
(2.11)
which does not exceed safety limits for high isolation impedances. Therefore,
the patient is protected from device failure or other accidents. Isolation circuits
must be designed for both the power supply and the signals connected to data
acquisition system. This will be discussed in next chapter.
2.1.2.2 Other Noise Sources
In addition to common-mode voltage, there are other noise sources that inter-
fere with the ECG signal. These interferences could be reduced by extra design
CHAPTER 2. ECG AND RESPIRATORY SIGNAL FRONT-END CIRCUIT9
considerations regarding the hardware. Some examples are listed below:
• The magnetic ﬁeld generated by current carrying power lines induces voltage
in the loop between the body, electrode leads and the front-end circuit. That
voltage could be reduced by twisting the lead cables.
• Due to stray capacitances between the body and the power lines, displace-
ment currents ﬂow through the electrode lead cables, generating diﬀerential
voltages between the cables. By Shielding the cables and connecting the
shield to the ampliﬁer common, this noise is reduced.
• Currents induced by stray capacitances ﬂow through the body, generating
diﬀerential voltages due to the resistivity of the tissues. Careful placement
of electrodes prevents this type of noise.
• Higher frequency Electromyogram (EMG) signals from the thorax and arms
are added to diﬀerential signal between electrodes. Low-pass filtering with
the cut-oﬀ frequency f0 = 35Hz lowers this interference.
• Motion artifacts due to breathing change electrode positions and electrode
contact potentials. This eﬀect is called baseline wander. Firmly attached
electrodes and high-pass filtering above f0 = 0.05Hz overcomes this low
frequency interference.
2.1.2.3 Gain and Bandwidth
According to the ”American National Standard for Diagnostic Electrocardio-
graphic Devices”, an ECG device should be capable of responding and displaying
diﬀerential voltages up to±5mV from a dc oﬀset voltage in the range of±300mV ,
when applied to any lead [5].
The frequency response of the device to satisfy the performance requirements
of the standard is −30% between 40Hz and 100Hz relative to its response at
10Hz. Therefore, the upper cut-oﬀ frequency (3dB) of the device should be at
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minimum 100Hz. The lower cut-oﬀ should be at 0.05Hz to overcome baseline
wander.
2.1.3 Design of the ECG Front-End Circuit
The ECG front-end design was developed taking the interference and safety issues
discussed above into consideration. Figure 2.5 illustrates this design.
The ampliﬁer has three stages. In multiple-stage designs, common mode re-
jection is determined by using diﬀerential and common mode gains of all these
stages [9]. That makes it necessary to design in each stage very carefully.
In the ﬁrst stage, two opamps are used as buﬀers, in order to have high input
impedance at lead connections to the patient’s arms. OP07 opamps are used since
their oﬀset voltages are very low and it is easier to match them. 10MΩ resistances
(R9 and R10) are used to minimize input impedance for smaller common mode
voltages. The third electrode lead input from the right leg of the patient is
connected to the ampliﬁer common through ZRL = R5 = 10KΩ. This stage has
a unity gain (A1 = 1).
The second stage is the diﬀerential ampliﬁer, where the diﬀerential gain is
A2 =
R4
R1
= R3
R2
= 25.5. These resistors are matched by the Agilent 34401A Mul-
timeter down to %1 tolerance. OP07 is used for its high CMRR (the parameters
are given in the Appendices). The gain of this stage is small, to prevent the
opamp from entering saturation due to electrode contact potentials.
After the diﬀerential ampliﬁer, there is a 1µF coupling capacitor (C3) to
block DC oﬀset from electrode contact potential, which also forms a high-pass
ﬁlter with a 3.3MΩ resistor(R8) to discard motion artifact interference on the
signal.
The last stage is a non-inverting ampliﬁer circuit. The gain of this stage is
A3 =
R7
R6
= 32. A 3.3MΩ resistor(R12) is used to equalize input impedances at
the opamp terminals, reducing input oﬀset bias current error. R7 and C1 form a
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Figure 2.5: The ECG Ampliﬁer Circuit
low-pass ﬁlter with the cut-oﬀ frequency fc = 107Hz to ﬁlter frequencies above
ECG signal.
2.2 Respiratory Signal Front-End Circuit De-
sign
The respiration process does not involve an independent electrical signal so it
can be measured by various other physical quantities. These are the ﬂow rate of
expired or inspired air, instantaneous volume changes during respiration and the
temperature diﬀerence between body and its environment.
Spirometry is the classical respiratory function test to measure the amount of
air leaving and entering the body during breathing. Although it satisﬁes quan-
titative needs for tidal and forced expiratory volume (FEV) measurements, it
cannot collect data for calculation of the absolute lung volume and similar para-
meters. Since its probe causes discomfort to the patient, spirometry cannot be
used in spontaneous breathing conditions.
CHAPTER 2. ECG AND RESPIRATORY SIGNAL FRONT-END CIRCUIT12
Hot-wire anemometry is another way of detecting respiratory action. Heat
transfer from a heated surface depends on the ﬂow passing through it. This
method is based on this dependence. In hot-wire anemometry, gas ﬂow is sensed
on a biased platinum wire. The wire is heated by current passing on it with a
feedback circuit. Due to cooling eﬀect of the gas, resistance of the wire changes,
creating an imbalance in a Wheatstone bridge circuit to change output voltage.
This voltage is proportional to the ﬂow rate of the gas.
Other methods to detect respiration rely on the principle of the temperature
diﬀerence between the human body and the ambient environment. When the
ambient temperature on the sensor is 24oC for example, during exhalation, 36oC
gas is blown out from the body, creating an instantaneous increase in sensor
temperature. During inhalation, cold air ﬂows into the body, causing a decrease in
the temperature of the sensor as it returns to its resting value. This variation can
be sensed by thermal sensors such as Resistance Temperature Detectors (RTD),
thermocouples and thermistors.
Although they are not methods to quantitatively measure volume and ﬂow
of respiration, thermal sensors provide accuracy in measuring respiration rates.
Initiation of inspiratory and expiratory periods can be easily extracted from the
output of these systems, using edge detection algorithms.
RTDs Thermocouples Thermistors
Temperature range −260 to 850oC −270 to 1800oC −80 to 150oC(typical)
Sensor Cost Moderate Low Low
Linearity Best Moderate Poor
Sensitivity Moderate Low Best
Size Large Small Moderate
Response Slow Fast Moderate
Table 2.1: Comparison of Temperature Sensors
2.2.1 Thermocouples
In this project, the aim was to record respiration and heart rate variability simul-
taneously. Thus, accurate detection of the timing between respiratory phases has
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higher priority for us than precise volume or ﬂow measurements. Thermal sensors
provide this accuracy. Biomedical safety is another advantage of these devices
since they measure inspired and expired air through the mouth or nose, instead
of using an electrical connection to the body surface. Therefore, we decided to
use thermal sensors to detect respiration.
The basic properties of thermal sensors are given in table 2.1. Although they
show lower sensitivity characteristics with respect to other sensors, thermocouples
are more suitable for this project due to their fast response. Furthermore, their
small size and light weight, and the ease of mounting the probes on the patient
make thermocouples more convenient.
As a result, thermocouples were selected for the project as thermal sensors in
order to detect respiratory activity.
2.2.1.1 The Working Principle of Thermocouples
In a closed circuit of two dissimilar metals, if their junctions are kept at diﬀerent
temperatures, a current ﬂows. This current leads to a temperature dependent
concentration of valence electrons on each metal. At the junctions, these valence
electrons diﬀuse to create an electromotive force (emf) between metals of opposite
polarities. The formation of this proportionally temperature-dependent emf is
called Seeback eﬀect [11].
The sensitivity of thermocouples is the property relating the emf of the See-
back eﬀect with temperature diﬀerence such that
S =
e
t
= a + bt + ct2 (2.12)
where a,b and c are constants and t is the temperature diﬀerence. Its unit is
µV/oC. If t is small,
e=˜at (2.13)
Despite their nonlinear sensitivity characteristics, thermocouples could be con-
sidered almost linear in low temperature variations, as in equation 2.13. The
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Type-J Thermocouple was selected for this project as the sensing element, with
its parameters shown in table 2.2.
Parameter Value
Metal Alloys Used Iron(+)/Constantan(-)
Composition Fe/57%Cr − 43%Ni
Sensitivity(µV/oC) 45 to 57
Accuracy(oC) ±2.2
Range(oC) −18 to +276
Table 2.2: Parameters of Type J (ISA Standard) Thermocouple
2.2.1.2 Design Applications
In ﬁgure 2.6, junction J1 is called the hot junction, since it is exposed to the
medium whose temperature is to be measured. Reference junctions J2 and J3
are formed between the copper lines of the circuit and the thermocouple leads,
when they are connected to an electrical circuit. If these junctions are kept at the
same temperature, no unwanted eﬀect occurs on emf and they can be considered
together as the cold junction (reference junction). A diﬀerential voltage is formed
between these two copper wires related to the temperature diﬀerence ∆t=T1-T2
where T1 and T2 are temperatures of junctions J1 and J2(or J3) respectively.
Figure 2.6: Type J Thermocouple Sensor
Thermocouple sensors produce an emf of a few millivolts in small temperature
variations. That’s why an ampliﬁcation and noise rejection circuit should be used
instead of directly using this voltage.
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2.2.2 Design of the Respiratory Signal Front-End Circuit
For use in respiratory measurements, the thermocouple should provide signiﬁcant
variation of output between the body temperature (T1) and the temperature of
the ambient environment(T2).
The ampliﬁcation circuit can be described as
Vout = A ∗ Vin + Verr (2.14)
where Vout is the analog output, Vin is the emf produced by the thermocouple,
Verr is the error voltage and A is the ampliﬁer gain.
The analog multiplexer of the data acquisition system designed in this study
accepts an input range of ±5V . Therefore
Vout,max = 5V (2.15)
Type J thermocouple produces an emf
Vin =˜ 50µV/
oC ∗∆t (2.16)
where ∆t=T1-T2. If minimum temperature T2 of the experimental setup is 15oC
and body temperature is 36oC,
∆tmax = 36− 15 = 21oC (2.17)
If equation 2.16 is evaluated:
Vin,max =˜ 50µV/
oC ∗∆tmax = 1, 050mV (2.18)
Using equations 2.14, 2.15 and 2.18
Amax =
Vout,max
Vin,max
=
5V
1, 05mV
= 4761 (2.19)
without considering the eﬀect of Verr term in equation 2.14. The gain could not
exceed this limitation of the design. ±12V DC voltages are used as op-amp supply
sources, to safely ensure that the ampliﬁers are not saturated.
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Figure 2.7: The Respiratory Signal Front-End Circuit
Error voltage Verr is related to the input oﬀset voltage and the input oﬀset
bias currents of the operational ampliﬁer used in the design. Noise error due to
50Hz interference also exists.
Figure 2.7 shows the thermocouple ampliﬁer design used in this project. Since
the gain of the ampliﬁer to be designed was high, ampliﬁcation has been divided
into two non-inverting stages. Error voltage of the two stages is
Verr = A2 ∗ (A1 ∗ Verr1 + Verr2) (2.20)
where A1 and A2 are gains, and Verr1 and Verr2 are input oﬀset voltages of the
ﬁrst and second stages, respectively. By selecting A1 small and adding an oﬀset
voltage cancellation sub-circuit in the second stage, Verr was minimized. Gains
of stages in the design are
A1 =
R7
R8
+ 1 = 23
A2 =
R2
R1 ‖ R3 + 1=˜151
Therefore, overall gain of ampliﬁer is
A = A1 ∗ A2 = 3473 (2.21)
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R3 R1 is selected to prevent non-inverting gain from decreasing. Since the
magnitude and polarity of the input oﬀset voltage cannot be predicted, a 50K
trimpot is used to adjust cancellation voltage.
R1 and R8 resistances were selected small enough to minimize errors arising
from input oﬀset bias currents of the ampliﬁers used.
OP07 opamps were used in ampliﬁcation since they have very low input oﬀ-
set voltage and high common-mode rejection. OP07 blocks noise in terminals
with very high common mode input resistance. Both error voltages due to 50Hz
power interference and input oﬀset were decreased by selecting these appropriate
ampliﬁers. Also, the shield of the thermocouple lead wires was connected to the
circuit ground to lower 50Hz interference from stray capacitances.
2.3 Implementation of the Design
The design was ﬁrst implemented on breadboards, in order to make corrections
and improvements. The ﬁnal implementation of both the ECG and respiratory
signal front-end circuits was done on the same printed circuit board (PCB), after
a schematic and layout design procedure using Cadsoft Eagle 4.09 PCB design
software. PCB is made from FR4 Copper on its faces and insulator inside. Elec-
trical connections between its faces were established by conducting holes. IR
mask process was also executed on the PCB.
A 9-pin D-SUB (or RS232) male connector was selected as the input connector
for the ECG leads. The leads are transmitted by a shielded cable, the shield of
which is grounded by the connector. Therefore, 50Hz noise on the leads due
to stray capacitances between the leads and nearby power lines is reduced. A
2-pin connector, chosen for its small size, ease of plugging and connectivity, is
used in the thermocouple probe connection. Figure 2.8 shows the printed board
implemented as the ECG and respiratory front-end circuit. The thermocouple
sensor was placed inside a nasal tube as shown in ﬁgure 2.9, so recordings of
spontaneous breathing could be done in comfort.
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Figure 2.8: Implementation of the Front-End Circuit
Figure 2.9: Implementation of the Thermocouple Probe
Chapter 3
Isolated Data Acquisition System
Ampliﬁed and conditioned ECG and respiratory signals should be transferred into
a PC for monitoring and signal processing. For this reason, a data acquisition
card was designed meeting biomedical safety standards.
3.1 Hardware Design Materials and Methods
Data acquisition comprises Multiplexing, Analog to Digital Conversion(A/D), a
microcontroller(M/C) for communication with PC and a bus interface. However,
since our system is concerned with biomedical signals, there also exists an isolation
circuit.
Figure 3.1 illustrates this system as blocks. First block, called the ”Isolated
Circuit”, is electrically connected to the patient via the signal ampliﬁcation and
conditioning card. Therefore, it requires isolation from the earth ground to meet
patient safety conditions. Second block is the ”Non-Isolated Circuit” which is
connected to a PC by the Universal Serial Bus (USB) line. Isolation is done for
both data and control signals between these two blocks.
19
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Figure 3.1: Block Diagram of the Data Acquisition Hardware
3.1.1 Isolated Circuit
Isolated part of data acquisition system receives its inputs from analog ampliﬁers.
Thus, equipment used in this part have the same common with these isolated
ampliﬁers. Multiplexing, A/D conversion and Parallel/Serial conversion (P/S)
operations are done in this circuit. Figure 3.2 illustrates the design made for
isolated circuit part.
CD4052 Dual 4-Channel Analog Multiplexer was selected for purpose. One
of two input selector bits was hard-wired to signal ground. Therefore, we could
control the multiplexer via just one control bit (MUX bit). This control bit selects
between two analog input signals coming from ECG ampliﬁer and respiratory
signal ampliﬁer. Output of the multiplexer is directly connected to the Analog
Voltage Input (Pin 14) of the A/D converter.
AD574AKN is the 12-bit A/D converter used. Its datasheet is given in
Appendices. This converter provides parallel outputs in 8-bit or 12-bit according
to 12/8 bit. For better accuracy 12-bit output was selected. Pin 1 and Pin 2
were hard-wired to VLOGIC whereas Pin 3 and Pin 4 to ground. As a result, 12-
bit conversion operation is initiated when Read/Convert (R/C¯) input bit (Pin
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Figure 3.2: Isolated Circuit of the Data Acquisition System
5) is logic ′0′ and Chip Enable (CE) bit (Pin 6) is logic ′1′. When conversion
is complete, Status(STS) output (Pin 28) of A/D converter goes low. To read
converted data, output buﬀers (Pins 16 − 27) should be enabled by R/C¯ =′ 1′
and CE =′ 1′. A/D converter was set to bipolar operation mode which quantizes
±10V input range with 12-bit resolution.
A pair of 74HC165 8-bit Parallel-To-Serial (P/S) Shift Registers were chosen
for transmitting the 12-bit parallel output of A/D converter by a serial line. So,
the isolation of signal could be done on just one data transmission line instead
of using 12 parallel data isolation circuits. 4 bits of trailing ′0′s were added to
inputs of the registers, expanding data signal to 2 bytes (16 bits). Parallel Load
(Pin 1) inputs of the registers have also been connected to CE control signal.
When CE =′ 0′ parallel input data are loaded to registers, and they are shifted
on each rising clock edge of CE =′ 1′ condition.
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Isolated power supply is designed to give DC voltage outputs of ±12V and
+5V . Power supply is shown in ﬁgure 3.3. For ±12V , half-wave rectiﬁers are
used to clip AC signal. However, for +5V regulation, full-wave bridge rectiﬁer is
used since power consumption on this output is larger. Charging capacitors are
loaded with a regulator to form regulated DC outputs. 7805, 7812 and 7912 were
selected for voltage regulation.
Figure 3.3: Isolated Power Supply
3.1.2 Isolation
Isolation of the patient connection from the earth ground was accomplished by
two diﬀerent techniques. First one is isolating the power supply common from
earth ground and the second one is isolating both data and control signals of the
system. Power supply uses magnetic isolation, whereas data and control signals
are optically isolated. Therefore, there exists no electrical connection between
isolated and non-isolated sides. These isolation circuits are described below:
3.1.2.1 Power Supply Isolation
Power supply common has been isolated from the earth ground by using a trans-
former which has primary and secondary windings separated from each other by
a distance of 1.5− 2mm.
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Figure 3.4: Power Supply Isolation by the Transformer
As can be seen from ﬁgure 3.4, transformer used for isolation transforms
220V AC down to ±15V AC and +10V AC at the secondary winding.
Transformer was tested under 220V AC voltage input, by measurement of leak-
age current between windings. Test results are covered in the Device Compliance
Tests part of this thesis. Results are compliant to AAMI standarts.
3.1.2.2 Signal Isolation
Optocoupler is the combination of a LED and a phototransistor. There is only
optical connection between its input and output. Signal isolation circuit was
designed using HCPL−2531 Dual Hi-Speed Optocoupler chips. These chips can
withstand up to 2500VRMS and have insulation resistance of 10
12Ω.
An optical isolator circuit using optocoupler is shown in ﬁgure 3.5. The input
diode current is transferred to form a collector current with a speciﬁed current
transfer ratio (CTR). Load resistance (RL) is important for switching propa-
gation delay times, when high frequency performance is expected. In case of
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Figure 3.5: Optical Signal Isolation by an Optocoupler
digital signal transmission, linear characteristics are not necessary for an isola-
tor. Therefore, these nonlinear optocoupler chips do not cause drawbacks to the
design. Grounds of the input and the output are insulated from each other.
When the input is logic ′1′, diode is oﬀ and no collector current ﬂows through
the load resistor. Therefore, output voltage on collector pin is high. However,
a logic ′0′ input opens the diode and an input current ﬂows. Magnitude of this
current is adjusted by the resistor (RI) on the input. Current on the collector
ﬂows through load resistor, pulling the output down to logic ′0′.
Schematic design of the whole isolation circuit is given in ﬁgure 3.6. Totally
6 optocouplers are used in 3 chips. 2.2KΩ load resistors were selected in the
design whereas input resistors were 150Ω at the non-isolated side and 220Ω at
the isolated side.
In design abbreviations, signal names ending with ′2′ refer to non-isolated
part, whereas others are the same signals after isolation. So, it can bee seen that
signal isolation is in both directions. Since we use dual optical isolator chips,
emitters of phototransistors on each chip are common. That’s why we isolated
signals ﬂowing to the same direction in the same chip.
3.1.3 Non-Isolated Circuit
This circuit has its common grounded to a PC via the USB connector. The logic
supply coming from USB has been regulated to 3.3V since USB microcontroller
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Figure 3.6: The Signal Isolation Circuit
(M/C) works with that value. All other digital chips in this part had to work
properly with the 3.3V supply. Therefore, 74HC series chips were selected for the
design. Data connections of the design can be easily seen in ﬁgure 3.7.
74HC164 8-bit Serial-in/Parallel-out (S/P) Shift Registers are used to convert
isolated serial data signal to 16-bit parallel data in order to read from ports of
USB microcontroller. Resetting and clocking of these registers are synchronized
with P/S registers in isolated part of the circuit.
PC communication protocol of the system was selected as Universal Serial Bus
(USB). In this choice, high speed, easy connection, automatic settings, simplicity
and ﬂexibility features of USB were inﬂuential on us [2]. Therefore, core of the
system was selected to be a USB microcontroller.
Cypress AN2131QC 8-bit USB Microcontroller (EZ-USB) chip is the main
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Figure 3.7: Non-Isolated Circuit of the Data Acquisition System
control unit of the data acquisition system, which organizes the timing of A/D
conversion, multiplexing, serial data transmission from isolated circuit and trans-
fer of data to computer via USB. This chip uses a standard 8051 CPU with
embedded USB core.
PortA and PortC of Ez-USB were set as input data ports. PortB has been
used for interrupt inputs, and control signal outputs. In table 3.1, instead of
D[15− 0] data inputs, STS and DR are interrupt inputs, whereas R/C¯, CE and
MUX are output control signals.
All VCC inputs of the chip were connected to 3.3V DC voltage with 100nF
decoupling capacitors. For AV CC pin, there exists a 2.2µF tantalum decoupling
capacitor in parallel with 100nF . USB data pins D+(Pin 79) and D−(Pin 77) are
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Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
PortA D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8]
PortB not used not used STS DR not used R/C¯ CE MUX
PortC D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]
Table 3.1: Port Assignment of Ez-USB Chip
connected to a Type-B USB connector via 27Ω resistors (R4 and R5). DISCON
(Pin 1) is connected to D+ line through a 1.5KΩ resistor (R6) in convenience to
Ez-USB Technical Reference.
Active high reset of 8051 and USB SIE is done through a Reset button con-
nected to RST (Pin 25) input. When the button is pressed this pin is shorted to
the ground. Normally, the pin is driven logic ’1’ through a 100nF capacitor(C11)
and a 10KΩ resistor (R21).
Serial EEPROM is not used in this design. Therefore, SCL (Pin 65) and SDA
(Pin 64) inputs have been connected to VCC via 2.2KΩ resistors (R19 and R20).
External memory access is also disabled by grounding the EA (Pin 24) input.
Ez-USB is driven by a 12MHz crystal connected between XIN (Pin19) and
XOUT (Pin 20), with two parallel 30pF capacitors (C1 and C2). The chip
provides 24MHz clock output from CLK24 (Pin 4) which is connected to the
input of the clock control logic of the system shown in ﬁgure 3.8. This control logic
consists of a 74HC590 8-bit Binary Counter, a 74HC163 4-bit Binary Counter,
a 74HC74 Dual D-Type Flip-ﬂop and a 74HC00 Quad-NAND chip. 74HC590
is in free-running mode. Its QG (Pin 6) output is used as clock. Thus, it forms a
square-wave clock signal of 187.5KHz by dividing the 24Mhz input frequency.
187.5KHz clock signal is distributed to all sequential chips on the card when
a Clock Enable (CLKEN) signal is in its logic high state. CLKEN is low
only when CE =′ 1′ and DR =′ 1′. DR is the output of D ﬂip-ﬂop connected
to carry bit(Pin 15) of 74HC163 4-bit counter. This counter is reset to ′0000′
when CE =′ 1′ to give output carry after 15 clock cycles. Therefore, after A/D
converter buﬀers are enabled, this clock signal changes its state for only 16 cycles
to transmit 2 bytes data serially from isolated side to non-isolated side.
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Figure 3.8: Clocking Logic
3.1.4 USB Interface
In a USB cable, there are only 4 lines V CC, GND, D+ and D−. D+ and
D− carry data in diﬀerential form, increasing the transfer speed. Ez-USB chip
works with USB 2.0 which is the High-Speed Speciﬁcation of USB allowing up
to 480Mbits/sec. A standard USB cable is used between the data acquisition
system and the PC.
3.1.5 Implementation of Data Acquisition Hardware with
Isolation
Data acquisition system had been implemented on breadboards using Cypress
Ez-USB 2131QC Development Kit, before PCB implementation. This kit is a
useful development tool for ﬁrmware design of custom hardware. It includes a
Developer Board, a USB generic driver, a control panel application software and
example codes for ﬁrmware development. Detailed information can be found
in the oﬃcial web site of Cypress Semiconductors. After development of the
design, Data Acquisition Card with Isolation was implemented on PCB. Layout
was designed by Cadsoft Eagle 4.09 PCB design software. Figure 3.9 shows this
implementation. Isolated and non-isolated circuit elements were placed distant
from each other to meet biomedical safety standards as shown in ﬁgure 3.10.
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Figure 3.9: Implementation of the Data Acquisition Card with Isolation
Figure 3.10: Isolation Barrier in the Data Acquisition Card Layout
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3.2 Software Design Materials and Methods
3.2.1 Microcontroller Software
The operation of Ez-USB is controlled by an A51 assembly code loaded to RAM
of chip. Code was written in Keil µVision2 Software platform. The code is
fully given in Appendices. Registers and their special function bits are deﬁned in
”ezregs.inc” include ﬁle.
3.2.1.1 Introduction to USB
USB Topology and Transfer Types
In USB topology, there is a root hub which has the control software of all the
transfers between computer and its peripherals. This is the host controller. Apart
from it, there are hubs or peripheral devices connected. Hubs can be connected
to multiple devices or other hubs since devices share time on the same USB line
controlled by host controller. Transfers are done between a host and its device.
If a transfer is done from host to device, this transfer is abbreviated as OUT
transfer. Otherwise it is an IN transfer.
There is a device address and an endpoint address in all USB transactions.
Host communicates with the device at given address. It accomplishes transaction
by reading from or writing to the speciﬁed endpoint location on the device.
Before transfer, a pipe should be associated between host controller software
and device. USB pipes are not physical objects.
In USB, there are 4 diﬀerent transfer types: Control Transfers, Bulk Transfers,
Isochronous Transfers and Interrupt Transfers.
Control Transfers send requests and data related to abilities of device and its
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conﬁguration [2]. These transfers are done in device enumeration and renumera-
tion purposes, interface settings, pipe conﬁguration etc. This transfer type uses
endpoint0.
Bulk Transfers are guaranteed data accuracy transfers, due to its handshaking
and re-try mechanism for erroneous data. When there is available bus time, bulk
transfer tokens are sent from host to device. If USB bus is idle or no other devices
are connected, bulk transfer gets faster. Packet of size 8, 16, 32 or 64 bytes travel
in this transfer. Its typical use is in printers, scanners etc.
Interrupt transfers are like bulk transfers, but it is only deﬁned for IN trans-
actions. Host controller regularly pings interrupt endpoints of the device after a
speciﬁed polling interval. Mouse and keyboard use interrupt transfers.
Isochronous transfers are time-critical transfers. In every USB frame, there
is an allocated bandwidth for isochronous data. But there can be erroneous
data. Isochronous transfers are used in time-critical video streaming and similar
purposes.
Ez-USB Bulk Transfers
Our data acquisition system requires both data accuracy and minimum deliv-
ery time. Bulk transfer method is selected for purpose due to its guaranteed data
accuracy with no other devices connected to USB root hub in order to minimize
time-sharing of the serial USB line.
Bulk transfer is used for both transfer of digitized and isolated data to PC and
user application requests from PC to device such as sampling frequency selection,
A/D conversion initiation etc.
Ez-USB Bulk IN transfers are proceeded by ﬁrst locating data to be trans-
ferred into corresponding IN endpoint buﬀers (i.e. IN2BUF). When the number
of data bytes is loaded into the Byte Count Register of the endpoint (i.e. IN2BC),
bulk transfer is armed. In case of an incoming IN token from the host, device
sends data in endpoint buﬀers by handshaking.
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Ez-USB Bulk OUT transfers are started after an incoming OUT token from
the host controller. Device accepts and writes data transferred into its corre-
sponding OUT endpoint buﬀers (i.e. OUT6BUF).
Status of bulk transfers can be followed from Control and Status Registers
(i.e. OUT4CS).
The microcontroller software design procedure can be divided into three main
parts: Initialization, Main Loop and Interrupt Services.
3.2.1.2 Ez-USB Initialization
Initialization code conﬁgures ports and enable USB interrupts in order to make
microcontroller ready for communication with user application.
EZ-USB chip has 3 ports, bits of which can be set as input or output (I/O)
data bits or special function bits. If bits of port conﬁguration registers (POR-
TACFG, PORTBCFG or PORTCCFG) are set as ′1′, corresponding pins are used
with their special functions described in Ez-USB Technical Reference, otherwise
they are set as data I/O pins.
Direction of the pins are assigned by Output Enable registers (OEA, OEB
or OEC). If its OE bit is set logic ’1’, a pin is conﬁgured as an output. Data
written to output registers (OUTA, OUTB or OUTC) are seen on output pins.
If OE =′ 0′, corresponding pin is a high resistance input. The logic state seen on
an input pin is written to pin registers (PINSA, PINSB or PINSC).
According to table 3.1, all Ez-USB port pins were set as standard I/O or
special function pins with their I/O directions.
PortB[0] (MUX) is initialized as logic ′0′, in order to start A/D conversion
always from ﬁrst analog data channel. PortB[1] (CE) and PortB[2] (R/C¯) are
initalized as logic ′0′ to be sure that A/D converter is ready for conversion.
Registers R1−R6 are used for diﬀerent purposes. R1 holds sampling period
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information to be loaded to timer counter. R2 is the data pointer showing next
buﬀer location where data would be written into. R3, R4 and R5 are used as
temporary buﬀers while reading data from ports. R6 is the pointer showing the
endpoint to be ﬁlled before data IN transfer. Register R1 is initialized for 1KHz
sampling of each channel. Other registers are initialized to decimal zero.
Diﬀerent USB transactions create INT2 interrupt. Therefore, it has an auto-
vectoring structure, starting from a base address. Each USB interrupt source is
auto-vectored and jumped to a distinctive interrupt service routine (ISR). Auto-
vectoring is enabled by setting USBBAV[0] (AVEN bit). EIE[0] is the interrupt
enable mask for INT2. These bits are set at initialization. OUT6 and OUT4
endpoint interrupts are enabled to be used in PC communications.
Global interrupt enable bit is IE[7]. When this bit is not set, none of the
sources on the chip create an interrupt.
3.2.1.3 Ez-USB Main Loop
After the initialization, program enters into an inﬁnite loop. This loop checks
register R2 whether 64 bytes of data has been written to IN buﬀer or not. If
true, it changes the endpoint buﬀer to be ﬁlled and arms IN transfer of 64-bytes
data from full endpoint buﬀer. Otherwise, it waits buﬀer to be ﬁlled.
3.2.1.4 Ez-USB Interrupts
INT2, INT4, INT5, Timer0 and Timer1 interrupts were used in design procedure.
Timer1 creates an interrupt when its interrupt service is enabled and timer
ﬂag, TF1, is set. Interrupt service enters into first data ISR. TF1 is automatically
set when all bits of timer counter reach to ′1′. IE[3] should be set before to have
interrupt service when timer ﬂag is set.
Starting from an initial value, timer counts up every 12 clock cycle of Ez-USB
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chip. Since Ez-USB clock frequency is 24MHz, the counting frequency of timer
is 2Mhz. The initial value of timer1 is determined by TH1 (ﬁrst 8 bits of timer)
and least signiﬁcant ﬁve bits of TL1 registers. TL1 register is set as zero. Thus,
Ts =
1
ft
[213 − 25(TH − 1)] (3.1)
where Ts is sampling period, ft is timer frequency and TH is initial value of TH1
register before counting.
From equation 3.1,
TH = 256− Tsft
32
+ 1 (3.2)
Calculating initial TH1 values from equation 3.2 with ft = 2MHz, TH values
are found as decimal 7 for 250Hz, 132 for 500Hz, 195 for 1KHz and 226 for 2KHz
sampling frequencies.
When TR1 bit is set high, counting starts. Timer ﬂag, TF1, should also be
cleared before the end of counting.
Timer1 determines the sampling frequency of A/D conversion. This timer
counts for one sampling period. When interrupt service is handled, a short pulse
is given to CE pin for initiating the A/D conversion of ﬁrst analog data channel.
Timer0 interrupt enters into second data ISR. It was set for converting the
second analog channel, immediately after reading converted ﬁrst channel data.
Therefore, a short and ﬁxed delay occurs between sampling of diﬀerent channels.
Timer0 operates at the same procedure of timer1. Counter initialization is done
through TH0 and TL0 registers. TR0 is the start of counting bit, whereas TF0
is the ﬂag which rises when counting ends. IE[1] is interrupt enable bit of this
timer.
Timer0 counter was ﬁxed to wait for 200 µsec, whereas sampling period of
channels can be loaded from computer to TH1 and TL1 registers of Ez-USB
timer1.
INT5 interrupt is controlled by PortB[5] pin, which jumps the program to
Int5Isr interrupt service at the falling edge of STS signal. This signal falls when
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A/D conversion is completed. EIE[3] bit is the interrupt enable mask of INT5.
R/C¯ is set high and CE is given a short pulse to activate output latches of A/D
converter and load shift registers. Rapidly CE is set high again to start shifting
of 16-bits converted data to non-isolated side of circuit.
INT4 interrupt jumps program into Int4Isr. Its control is from pin PortB[4],
which starts the interrupt service when DR is at its rising edge. DR =′ 1′ after
all 16 data bits have been serially transmitted to non-isolated side and ready to
be read from I/O ports. This interrupt is enabled by setting EIE[2].
INT4 Interrupt service ﬁrstly complements multiplexer control bit, to change
analog data channel to be converted next. Then it reads PortA and PortC into
registers R4 and R5. CE and R/C¯ are cleared in order to disable A/D converter
and make it ready for next conversion. According to data pointer R2, 2-bytes
data are written into their corresponding location at the IN endpoint buﬀers and
R2 is increased by two.
INT2 interrupts are used for two sources: Endpoint4 OUT and Endpoint6
OUT tokens. Isr Ep4Out writes data sent from computer into register R1 to
save new sampling rate information. Isr Ep6Out initiates A/D conversion after
host request, by setting interrupt enable masks for Timer1, Timer0 and INT5
interrupts.
3.2.2 The User Application
The data acquisition system is controlled from the host computer by a user appli-
cation. The application program was written in Microsoft Visual C++ 6.0, using
Microsoft Windows Win32 API functions and Ez-USB I/O control functions. Its
code is fully given in Appendices. Each function in the software will be described
in this part.
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3.2.2.1 Functions For Initialization and Main Loop
int WINAPI WinMain(HINSTANCE hInstance, HINSTANCE hPrevIn-
stance, LPSTR lpCmdLine, INT iCmdShow)
WinMain function is the main function running in the application. This
function calls initialization functions to create a window and append a menu bar
on it. Then it continuously waits for user messages sent to the window.
int WindowCreate (void)
Win32 Application software is initiated by creating a window in Microsoft
Windows platform. Firstly, a window class is deﬁned and its properties are en-
tered. This window class should be registered by Microsoft Windows. Therefore,
RegisterClass function is used to register deﬁned window class wndclass. Af-
ter registration of its class, the window is created in an overlapped structure
using CreateWindow command. The window functions are accessed through
its handle hWnd. It is then maximized to screen size by ShowWindow(hWnd,
SW SHOWMAXIMIZED) and UpdateWindow(hWnd) commands.
void menubar(HWND hWnd)
This function creates a menu tree for the application and appends this tree to
the window. Main menu and its sub menus are created by CreateManu command.
These objects are attached to their global HMENU type handles.
Menu items are declared for all sub menus, and then these sub menus are
attached to their parent menu using InsertMenuItem command. Main Menu has
two branches, File and Options.
File Menu has Download Firmware and Exit commands. On the other hand,
Options menu contains controls for data acquisition and display settings. Options
Menu maintain Start/Stop Reading, Start/Stop Recording, Change Sampling Rate
and Change Full-Scale Voltage Range alternatives. Each menu item has a unique
item wID, to distinguish user message sent. Main menu is appended to window
by SetMenu(hWnd, hMenu) command.
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Lastly, Options Menu is selected to be the Popup Menu. Therefore, it can be
accessed by right-click of mouse on the screen.
int WaitMessages(void)
This function gets messages are sent to window by GetMessage(&msg, NULL,
0, 0)) command. Then, it calls TranslateMessage(&msg) function to convert
virtual-key messages into character messages. DispatchMessage(&msg) function
is called last to send character message into window process function WndProc.
Figure 3.11: User Application Software
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3.2.2.2 Functions Called after User Commands
LRESULT CALLBACK WndProc(HWND hWnd, UINT message,
WPARAM wParam, LPARAM lParam)
This is the window process function which has user deﬁned sub-functions to be
executed for diﬀerent window messages. These messages can be VM CREATE,
VM PAINT, VM DESTROY, VM COMMAND etc.
A VM PAINT message is received when UpdateWindow(hWnd) function is
called, in order to redraw the invalidated part of the client screen. A device
context is created by BeginPaint function to prepare window for painting and ﬁll
the paint structure with information on painting.
Firstly, axes and grids for both ECG and Respiratory Signal channels are
drawn. Then, for each x-pixel (1024x768 screen) on the screen, corresponding y-
pixel is found by calling functions f(x) and g(x). By drawing lines from consecutive
y values, continuous signals are drawn on the client area. Figure 3.11 shows the
application window screen while receiving data from the device.
VM DESTROY message sends PostQuitMessage(0) command to close win-
dow.
VM COMMAND message is sent when one of the menu items is selected. By
checking the wParam parameter of the message, selected item is distinguished.
This parameter should be same as wID of menu item selected. Application re-
sponses for diﬀerent wID values are given in table 3.2.
VM RBUTTONDOWN message is sent after right-click of mouse. x and
y pixels of the mouse pointer are found. Using TrackPopupMenu command,
Options Menu is brought to screen as popup menu at that screen coordinate.
void BeginReadProc (void)
This function initializes Ez-USB connection. Firstly a handle to USB device
is opened by calling bOpenDriver function. This handle is used in all USB control
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wID Command Value Response
’d’ Download Firmware - anchordownload() called
’1’ Sampling Rate 250Hz ChangeSamplingRate(7) called,
8 samples/packet-ch displayed
’2’ Sampling Rate 500Hz ChangeSamplingRate(132) called,
4 samples/packet-ch displayed
’3’ Sampling Rate 1KHz ChangeSamplingRate(195) called,
2 samples/packet-ch displayed
’4’ Sampling Rate 2KHz ChangeSamplingRate(226) called,
1 samples/packet-ch displayed
’5’ CH1 Voltage Scale ±5V Set voltagescale1=1
’6’ CH1 Voltage Scale ±2V Set voltagescale1=2
’7’ CH1 Voltage Scale ±1V Set voltagescale1=5
’8’ CH1 Voltage Scale ±500mV Set voltagescale1=10
’9’ CH1 Voltage Scale ±100mV Set voltagescale1=50
’10’ CH2 Voltage Scale ±5V Set voltagescale2=1
’11’ CH2 Voltage Scale ±2V Set voltagescale2=2
’12’ CH2 Voltage Scale ±1V Set voltagescale2=5
’13’ CH2 Voltage Scale ±500mV Set voltagescale2=10
’14’ CH2 Voltage Scale ±100mV Set voltagescale2=50
’r’ Start/Stop Reading Start StopRead ﬂag is FALSE
BeginReadProc() initializes connection,
WriteOutProc(16) enables Ez-USB,
A suspended reading thread created,
Thread priority set ’high’ and resumed
Stop StopRead ﬂag is TRUE,
Call EndReadProc() closes connection
’s’ Start/Stop Recording Start Rec ﬂag is TRUE,
Recording buﬀers are allocated,
fopen creates output ﬁles,
Recorded data counter is ’0’
Stop Rec ﬂag is FALSE,
fwrite writes buﬀers to ﬁles,
fclose close output ﬁles,
Buﬀers are freed
’x’ Exit - Window is quitted
Table 3.2: Application Response to Messages Sent by User Commands
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functions.
For communication with Ez-USB, DeviceIoControl command is used. De-
viceIoControl input parameters are handle, corresponding IO control code
(IOCTL), and buﬀers used in the communication process with their sizes. Ez-
USB Interface ’0’ with Alternate Setting ’1’ is loaded to device. Control code for
interface setting is IOCTL Ezusb SETINTERFACE.
Lastly, 64-byte buﬀers are allocated for Bulk Data Transfer in reading process
and the function returns.
void WriteOutProc (BYTE command)
To enable Ez-USB timer interrupts, command= 0x16 is sent from the host
computer. This OUT transfer is done on pipe 6. Firstly, pipe is reset using
DeviceIoControl with IOCTL Ezusb RESETPIPE IO control code. A 1-byte size
buﬀer is allocated to hold command input. A Bulk Transfer Control Structure is
created and pipe information is entered to it. DeviceIoControl is called for Ez-
USB Bulk OUT Transfer. IOCTL EZUSB BULK WRITE is the control code for
this transfer. Before returning, function calls DeviceIoControl once more to abort
active request tokens on the pipe. IOCTL Ezusb ABORTPIPE control code is
entered as function input. There can be more commands sent to Ez-USB through
this function. Ez-USB can compare incoming byte and respond.
ULONG stdcall READ ISO BUFFER (LPVOID lpParameter)
The reading thread is this stdcall structure. Two pipes are used in read-
ing data process, pipe 1 and pipe3. While StopRead ﬂag is FALSE, a reading
operation is looped. After every packet, pipe used is toggled and reset.
DeviceIoControl with IOCTL EZUSB BULK READ control code reads from
IN endpoints of Ez-USB into the allocated 64-byte buﬀer isobuf. This buﬀer is
decomposed into two temporary data buﬀers of 2-byte union elements with size
1024. These buﬀers are for CH1 and CH2 data displayed on the screen. After
reception of every packet, these buﬀers are shifted by the number of displayed
samples/packet at selected sampling frequency. New data are written to emptied
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locations. If record ﬂag is set, without discarding any data, isobuf is directly
decomposed and 2-bytes data samples are located into channel record buﬀers.
The screen is updated by invalidating the speciﬁed rectangle on the client window,
and calling UpdateWindow(hWnd) function. This call is done every 64msec for
each channel.
void EndReadProc(void)
Both pipes used in reading thread are aborted for waiting IN tokens and
reading buﬀer is freed.
void ChangeSamplingRate (BYTE rate)
Input byte is transferred directly by Ez-USB Bulk OUT Transfer. It is sent
over pipe 4. Therefore, sampling rate can be changed online while receiving data.
Pipe is reset and aborted as in other transfers.
int f(int x)
f(x) and g(x) functions calculate y pixels for each x pixel given. While reading
the display buﬀers of the channels, data value of ’0’ corresponds to −10V, whereas
data value of 65535 corresponds to 10V analog voltage. The full-scale range is
256 vertical pixels, but full-scale voltage range can be reduced by magnifying the
output by a scale factor voltagescale1 (or 2).
BOOLEAN bOpenDriver (HANDLE * phDeviceHandle, PCHAR de-
vname)
This function is the access of the application software to the Ez-USB driver
kernel. The device handle is created like a ﬁle using CreateFile command for the
device at address ”\\\\.\\Ezusb-0”
Chapter 4
Design Simulations
Before implementation of the hardware design, some simulations were performed
in Orcad PSpice simulation environment.
4.1 ECG Front-End Circuit Simulations
Designed front-end circuit is simulated for its frequency response characteristics.
Diﬀerential gain of the ECG front-end circuit is illustrated in ﬁgure 4.1 for a
1mV voltage diﬀerence between RA and LA inputs. 58, 5dB gain is observed in
operating frequencies. The diﬀerential gain of the diﬀerential ampliﬁer stage is
ADMdB = 58, 50dB−30.10dB = 28.40dB. Cut-oﬀ frequencies are at 0.05Hz and
105Hz in simulation.
Figure 4.2 shows the common mode gain of the circuit with 20Vpp com-
mon mode voltage at input terminals RA and LA. It can be easily seen that,
ACMdB = −67, 50dB − 30.10dB = −97.40dB common mode rejection occurs
at the output of diﬀerential ampliﬁer stage at operating frequencies. Therefore
CMRR of the whole circuit simulated is 126dB. However, in practice these values
cannot be achieved due to unbalanced elements in circuit.
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Figure 4.1: Diﬀerential Gain of the ECG Front-End Circuit
Figure 4.2: Common Mode Gain of the ECG Front-End Circuit
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4.2 Respiratory Signal Front-End Circuit Sim-
ulation
Same circuit in respiratory signal front-end design is simulated for its diﬀerential
gain as it can be seen from ﬁgure 4.3.
Figure 4.3: Diﬀerential Gain of the Respiratory Front-End Circuit
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4.3 Data Acquisition System Registers Timing
Simulation
The operation of the P/S and S/P registers are simulated using control signals
and clocking. Test circuit is shown in ﬁgure 4.4. Since, PSpice models of AD574
and Cpress AN2131QC chips do not exist, they are not involved in the simulation.
Also optocoupler operation of serial data signal is tested in this simulation. CE
and CLKOUT signals are also isolated through optocoupler in design, although
simulation circuit does not involve. VCC and GND signals are common in PSpice
so simulation circuit is not isolated as in design.
Figure 4.4: Shift Registers Timing Simulation Circuit
Simulation is displayed in ﬁgure 4.5. The inputs of P/S registers were held
constant at binary ”1100101010101000”. During simulation, CE signal rises to
initiate serial transmission. After 16 clock cycles, CLKEN signal goes low to hold
output latches of the S/P registers constant. When CE = 0, clock is enabled
again. Read operation is done at that interval in design before CE goes low.
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Figure 4.5: Shift Registers Timing Simulation Results
4.4 Power Supply Simulation
The operation of power supply was simulated before implementation with 50Ω
load resistances (see ﬁgure 4.6). Instead of transformer, three sinusoidal voltage
sources with magnitudes 15VRMS,15VRMS and 10VRMS were used in simulation.
Loading currents of the device are less than the ones in simulation. Therefore,
this power supply works properly with the device.
Figure 4.7 shows simulation results for power supply circuit designed.
±12V DC and 5V DC regulated outputs are supplied by the circuit.
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Figure 4.6: Power Supply Simulation Circuit
Figure 4.7: Power Supply Simulation Results
Chapter 5
Device Compliance Tests
The system has been tested for compliance with ANSI AAMI standards. These
tests are explained in this chapter.
5.1 Power Supply Isolation Test
Since power supply isolation is done through the transformer, it was tested for
its isolation resistance at 220VRMS line voltage. Test circuit is given in ﬁgure 5.1.
A 1KΩ resistor was connected in series with secondary winding of transformer.
Figure 5.1: Power Supply Isolation Test Circuit
48
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Primary winding was at 220VRMS line voltage. The voltage read on series resistor
is
VRMS = IRMSR (5.1)
So leakage current I is
IRMS = VRMS/1000 (5.2)
Voltage on 1KΩ resistor was measured as 19mVRMS. Therefore, from equation
5.2, leakage current of transformer at line voltage was calculated as
IRMS = 19µA
5.2 ECG Front-End Circuit Performance Test
5.2.1 CMRR of the Front-End Circuit
The common mode gain of the circuit was tested with 20Vpp connected to both
RA and LA input terminals. Voltage on the output of front-end circuit was
observed on oscilloscope screen. Measured output voltage is
VOUT = 80mVpp (5.3)
Thus common mode gain measured at the output of the ECG front-end circuit is
ACMdB,overall = 20log(
VOUT
VIN
) = −47.96dB (5.4)
Since the last stage of the circuit has a diﬀerential gain of 30.10dB, common
mode rejection at the output of the diﬀerential ampliﬁer stage is
ACMdB = −47.96dB − 30.10dB = −78.06dB (5.5)
Diﬀerential gain of the circuit was tested with RA = 2.6mVpp and LA = 0V .
Front-end output voltage measured on oscilloscope is
VOUT = 2.20Vpp (5.6)
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Therefore, diﬀerential gain of the circuit is
ADMdB,overall = 20log(
VOUT
VIN
) = 58.55dB (5.7)
When referred to the output of the diﬀerential ampliﬁer stage
ADMdB = 58.55dB − 30.10dB = 28.45dB (5.8)
The CMRR of the diﬀerential ampliﬁer stage is,
CMRRdB = ADMdB − ACMdB = 28.45dB − (−78.06dB) = 106.51dB (5.9)
5.2.2 Cut-oﬀ Frequencies of the Front-End Circuit
Cut-oﬀ frequencies of the circuit were found by using an input of RA = 2.6mVpp
and LA = 0V at diﬀerent frequencies. Maximum front-end circuit output voltage
measured on the oscilloscope is
VOUT,max = 2.20Vpp
Output voltage decreased to
VOUT =
1√
2
VOUT,max = 1.56Vpp
when
fc,1 = 0.05Hz (5.10)
fc,2 = 110Hz (5.11)
which are the 3dB cut-oﬀ frequencies. These measured cut-oﬀ frequencies are
very close to the simulation results.
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5.3 AAMI Compliance Test of the CMR of the
Device
A 20Vpp common mode signal was connected between the patient connections and
the earth ground. The recorded output voltage of the system is
V = 80mVpp (5.12)
When we refer this voltage to the patient connection inputs
V =
80mVpp
820
= 97.5µVpp (5.13)
AAMI standard for this voltage is 1mVpp when referred to the patient con-
nections. So, the system is compliant to performance standards of AAMI [5].
5.4 AAMI Compliance Test of the Safety Risk
Currents
The device was tested for its compliance with AAMI safe current limits, by fol-
lowing the test instructions in the standard.
5.4.1 The Patient Source Risk Current Tests
The test circuit is given in ﬁgure 5.2. The current is measured from the patient
connections to the earth ground, from device enclosure to the earth ground, or
between the patient connections when
• the reversing switch is reversed or not
• the device power is on or oﬀ
• the ground is open or intact
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Figure 5.2: Patient Source Risk Currents Test Circuit
ON OFF S Rev (ON) S Rev (OFF)
LA/Earth 1.67 1.09 1.54 3.30
RA/Earth 1.56 0.99 1.61 3.27
RL/Earth 2.00 1.26 2.42 3.43
All Leads/Earth 1.83 0.99 2.13 3.43
RA/RL 1.00 0.60 1.08 2.56
RA/LA 0.78 0.60 0.72 1.02
LA/RL 1.10 0.64 1.09 2.05
Table 5.1: Measured Patient Source Currents (µA)
Ground is intact with the device enclosure, in order to reduce 50Hz inter-
ference. Therefore, ground is not switched to open position. Patient source
currents are found by the values read on the millivoltmeter from equation 5.1
where |R| = 1000 at 50Hz. Measurement results are shown in table 5.1. The
risk current limit is 10µA for patient source currents. These results are compliant
with the standard.
5.4.2 The Patient Sink Risk Current Tests
For an isolated patient-connected apparatus, the patient sink risk current limit
is 50µA for single fault situations with 220V AC input from the patient ends of
the connection cables. The test circuit is given in ﬁgure 5.3.
Measured patient sink currents are given in table 5.2 when device power ON.
CHAPTER 5. DEVICE COMPLIANCE TESTS 53
Figure 5.3: Patient Sink Risk Currents Test Circuit
RA LA RL
Power ON 17 17 19
Table 5.2: Measured Patient Sink Currents (µA)
5.4.3 The Chassis Source Risk Current Test
This test was applied between device enclosure and earth ground. The limit for
chassis source current is 100µA for isolated patient-connected apparatus.
The measured current value is 2.03µA for both ON and OFF states of the
device power.
Chapter 6
Digital Signal Processing
Software
Data saved by acquisition system is processed by digital signal processing methods
using MATLAB 6.5 Release 13 Software tool. This signal processing includes
ﬁltering of the recorded data and analysis techniques for research purposes.
6.1 ECG Signal Processing and Heart Rate
Variability Analysis
6.1.1 ECG Filtering
In spite of using various noise rejection methods in hardware design process,
ECG signal cannot be recorded without interference. Thus, it should be ﬁltered
to suppress noise frequencies.
Filtering process is done in time domain using Filter command of MATLAB.
Filter is a Finite Impulse Response (FIR) Filter. Filters used in design are de-
scribed below:
54
CHAPTER 6. DIGITAL SIGNAL PROCESSING SOFTWARE 55
Lowpass Filter Lowpass ﬁltering is needed to suppress EMG and other high
frequency signal interferences. A Moving Average (MA) lowpass ﬁlter is
designed for its linear phase response. The equation for a noncausal moving
average low pass ﬁlter is
x[n] =
1
2N
N∑
i=−N+1
δ[n− i] (6.1)
Z-Transform of signal x[n] is
X(z) =
∞∑
n=−∞
x[n]z−n
=
1
2N
zN−1
∞∑
n=−∞
2N−1∑
k=0
δ[n− k]z−n
=
1
2N
zN−1
2N−1∑
k=0
∞∑
n=−∞
δ[n− k]z−n
=
1
2N
zN−1
2N−1∑
k=0
z−k
=
1
2N
zN−1
1− z−2N
1− z−1
=
1
2N
zN−1
z−N
z−1/2
zN − z−N
z1/2 − z−1/2
X(z) =
1
2N
z−1/2
zN − z−N
z1/2 − z−1/2 (6.2)
Fourier Transform of a ﬁlter is found from its Z-Transform, using
X(jω) = X(z) |z=ejω (6.3)
where ω is between [0, 2π]. Therefore, frequency response of the ﬁlter is
X(jω) = e−jω/2
sinc(Nω)
sinc(ω/2)
(6.4)
∀ω : Nω = kπ, k ∈ Z+ → X(jω) = 0 (6.5)
This lowpass ﬁlter is also used to eliminate 50Hz interference, by suppressing
50Hz frequency. For f = 50Hz signal sampled at fs = 1KHz, normalized
frequency is
w = 2π
f
fs
= 2π
50
1000
= 0.1π
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From equation 6.5, when
N =
π
ω
=
π
0.1π
= 10
the frequency response sinks to zero at 50Hz.
Therefore, lowpass ﬁlter was designed with N = 10. Frequency response
of the ﬁlter is shown in ﬁgure 6.1. The cut-oﬀ frequency is at fc = 22Hz
which reduces the EMG signal interference on the ECG signal.
Figure 6.1: Frequency Response of the Lowpass Filter with 50Hz Notch
Time and frequency domain representations of the lowpass ﬁlter are
xlp[n] =
1
20
10∑
i=−9
δ[n− i]
Xlp(jω) = e
−jω/2 sinc(10ω)
sinc(ω/2)
Highpass Filter Electrode contact potential changes and other motion artifacts
create very low frequency components. These frequencies should be ﬁltered
in order to have nearly same baseline in determination of QRS complexes.
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Linear-phase ﬁlter design is implemented not to make original signal cor-
rupted.
A linear phase moving average highpass ﬁlter is,
xhp[n] = δ[n]− 1
2N
N∑
i=−N+1
δ[n− i] (6.6)
Z-Transform of signal xhp[n] is,
Xhp(z) = 1− 1
2N
z−1/2
zN − z−N
z1/2 − z−1/2 (6.7)
From equation 6.3, frequency response of the ﬁlter is
Xhp(jω) = 1− e−jω/2 sinc(Nω)
sinc(ω/2)
(6.8)
A ﬁlter with the 3db cut-oﬀ frequency at fc = 1.5Hz was designed. At
1KHz sampling rate N = 500 was selected as the ﬁlter length. Frequency
response of the highpass ﬁlter is shown in ﬁgure 6.2.
Figure 6.2: Frequency Response of the ECG Highpass Filter
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These ﬁlters are applied successively on the recorded ECG data in order to
have a smooth input signal for heart rate variability signal processing. In ﬁgure
6.3, application of the ﬁlters on a recorded data is shown.
Figure 6.3: Successive Application of the ECG Filters
6.1.2 Heart Rate Variability Analysis
Heart rate variability is evaluated by determination of time intervals between
successive R-R complexes [1]. Therefore, R-waves on each heart period should be
found.
In determination of R-waves, ﬁrstly QRS complexes are found. For this pur-
pose, DF1 method is used which is based on ﬁrst derivative of the signal. This
method was explained by Friesen et al [7].
In R-wave detection method,
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• Firstly, the ﬁrst derivative is found by ﬁltering with
yfilt[n] = [2/10, 1/10, 0,−1/10,−2/10]
where n ≥ −2.
• Then, the maximum values of the ﬁrst derivative in 3sec intervals are found.
• Median value of these maximums is found and the slope threshold is deter-
mined as 0.7 of this value.
• When 3 successive points of the ﬁrst derivative exceeds slope threshold, the
ﬁrst point is determined as an R-wave.
• There cannot be another R-wave in the ﬁrst 0.3 seconds after the determi-
nation of one.
Figure 6.4: R-Wave Detection
R-wave detection using this method is illustrated in ﬁgure 6.4.
After determination of R-waves, heart rate variability signal is formed [3]. As
shown in ﬁgure 6.5, time intervals between successive R-waves are found as event
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series. Then, interval function which gives R-R intervals as a function of time
is formed. In order to convert this discrete-time signal into uniformly sampled
form, it is interpolated at 4Hz sampling rate.
Figure 6.5: HRV Signal Formation
Time domain analysis of HRV is done by calculating the mean and the stan-
dard deviation of the signal for the whole record. Lastly, power spectral density
estimate (PSD) of the HRV signal is found using the covariance method.
6.2 Respiratory Signal Processing
Respiration is recorded simultaneously with ECG data. So in signal processing,
time axis used in processing should be the same with ECG. That’s why ﬁltering
and processing is done through the same time variable ”t”.
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6.2.1 Filtering
Highpass Filtering To reduce error in respiratory rate calculations, baseline
diﬀerences on the signal was removed by highpass ﬁltering. A moving aver-
age ﬁlter with 3db cut-oﬀ frequency at fc = 0.075Hz is designed. At 1KHz
sampling rate N = 5000 is selected as ﬁlter length. Frequency response of
designed highpass ﬁlter is shown in ﬁgure 6.6.
Figure 6.6: Frequency Response of the Respiratory Highpass Filter
The ﬁlter response is
Xhp(jω) = 1− e−jω/2 sinc(5000ω)
sinc(ω/2)
(6.9)
Lowpass Filtering The lowpass ﬁlter designed for ECG is used also in respira-
tion signal processing. Thus, 50Hz interference is reduced. There is also
another MA lowpass ﬁlter with N = 320 (at 1KHz sampling rate) used
for noise reduction in respiratory signal. The cut-oﬀ frequency of this ﬁlter
is at fc = 1.4Hz. Since respiration rate is below 1Hz, the signal is not
corrupted. Its frequency response is given in the ﬁgure 6.7.
The ﬁlters are successively applied to respiratory signal as shown in ﬁgure
6.8.
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Figure 6.7: Frequency Response of the Respiratory Lowpass Filter
Figure 6.8: Successive Application of the Respiratory Signal Filters
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6.2.2 Respiration Variability Analysis
Due to thermocouple circuitry, respiration signal rises during expiration. On
the other hand, signal falls after inspiration starts. Since the inspiration is not
uniform during breathing, respiratory ﬁducial points are determined according to
initiation of expiration. The same diﬀerentiation and threshold method is used
with R-wave detection for purpose. Firstly the signal is diﬀerentiated by ﬁltering
with
respfilt[n] = [2/10, 1/10, 0,−1/10,−2/10]
If the derivative is above a speciﬁed threshold, the corresponding point is a ﬁducial
point of respiration. Application of method on a recorded respiration signal is
shown in ﬁgure 6.9.
Respiration variability signal is found, by interpolating discrete time-series
function of successive ﬁducial points. Respiration variability signal is then ana-
lyzed with its mean,standard deviation and histogram.
Figure 6.9: Respiratory Fiducial Point Determination
Chapter 7
Recording Results
The recording experiments were done on diﬀerent patients. In these experiments,
ECG and respiration of the patient were recorded by the following method:
• Firstly, during spontaneous breathing of the patient, ECG and respiration
were recorded for 4− 5 minutes.
• Secondly, a metronome was adjusted to 2 seconds and the patient con-
trolled his/her respiration to have a constant period at 4-sec. During this
breathing, ECG and respiration were recorded for 4− 5 minutes.
Results from two patients are given below.
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7.1 Results of Patient 1
7.1.1 Spontaneous Breathing
Figure 7.1: Spontaneous Breathing of Patient 1: Respiration Variability
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Figure 7.2: Spontaneous Breathing of Patient 1: HRV
Breathing Type Spontaneous Controlled
Respiratory Mean 3.7431 3.9509
Respiratory Standard Deviation 0.3754 0.2197
HRV Mean 0.7986 0.7214
HRV Standard Deviation 0.0758 0.0977
Table 7.1: Time Domain Parameters of Patient 1 Records
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7.1.2 Controlled Breathing
Figure 7.3: Controlled Breathing of Patient 1: Respiration Variability
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Figure 7.4: Controlled Breathing of Patient 1: HRV
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7.2 Results of Patient 2
7.2.1 Spontaneous Breathing
Figure 7.5: Spontaneous Breathing of Patient 2: Respiration Variability
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Figure 7.6: Spontaneous Breathing of Patient 2: HRV
Breathing Type Spontaneous Controlled
Respiratory Mean 3.9809 4.1793
Respiratory Standard Deviation 0.5501 0.2681
HRV Mean 0.8039 0.7898
HRV Standard Deviation 0.0438 0.0453
Table 7.2: Time Domain Parameters of Patient 2 Records
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7.2.2 Controlled Breathing
Figure 7.7: Controlled Breathing of Patient 2: Respiration Variability
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Figure 7.8: Controlled Breathing of Patient 2: HRV
Chapter 8
Discussion
The recording results show that, in spontaneous breathing, standard deviation of
the respiratory signal is large. Power spectral estimate of HRV has its maximum
power in Very Low Frequency (VLF, f < 0.04Hz) and Low Frequency (LF,
f=˜0.1Hz) components.
However, in controlled breathing experiments, decrease in the standard devi-
ation of respiration causes the power spectral estimate of HRV to change. The
maximum power is observed in the High Frequency (HF) component, which shows
the respiratory rate.
The experiments were done for short-term recordings of 4−5 minutes. In case
of long-term recordings, more reliable results can be observed in power spectral
estimation of the HRV.
In the instrumentation of the device, power consumption was not an important
design limitation for us. Therefore, selection of the circuit elements such as A/D
converter, resistors and capacitors was not based on low power consumption.
With careful selection of these parts, a lower power device can be implemented.
The data acquisition sytem was implemented with USB Bulk Transfer method,
which satisﬁes data accuracy rather than delivery time accuracy. However, in the
experiments, if the USB 2.0 hub of the computer is connected to only this device,
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the system works like a real-time implementation.
Device compliance tests for AAMI standards have satisfactory results for the
patient source, the patient sink and the chassis source currents.
Chapter 9
Conclusion
A PC-based HRV recording system with respiration was designed and imple-
mented in this study. Respiration was recorded from the nose by a thermocouple
which had been placed in a nasal tube. HRV recording was done by a single-
channel ECG ampliﬁer. USB interface was used for the PC communications.
Firstly, its safety tests were performed for compliance with AAMI standards.
Secondly, successful short-term recording experiments were done with dif-
ferent patients for HRV changes between spontaneous breathing and controlled
breathing. After these experiments, analysis of recorded data revealed diﬀerences
in both time and frequency domain analysis of the HRV.
With its data acquisition speed and patient comfort, the device gives accurate
results of HRV and respiration analysis. We believe that in the future, the exact
eﬀects of respiration on the HRV will be clearly determined by use of such a
simultaneous recording device.
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B.1 Instruction Set for the Microcontroller
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B.2 The Microcontroller Software Source Code
Listing B.1: Software in A51 format
1
;−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
$NOMOD51 ; disable predefined 8051 registers
$nolist
$include (ezregs.inc) ; EZ−USB register assignments
6 $list
;
NAME adc
;−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 CSEG AT 0x00
LJMP Start
CSEG AT 0x0B
16 timer0: LJMP second data
CSEG AT 0x1B
timer1: LJMP first data
21 CSEG AT 0x43
LJMP USB Jump Table
CSEG AT 0x53
26 EXT4INT: LJMP Int4Isr ; Data Ready to Read ISR
CSEG AT 0x5B
EXT5INT: LJMP Int5Isr ; A/D End of Conversion ISR
31 CSEG AT 500H
USB Jump Table:
ljmp ISR Sudav ; Setup Data Available
db 0
36 ljmp ISR Sof ; Start of Frame
db 0
ljmp ISR Sutok ; Setup Data Loading
db 0
ljmp ISR Susp ; Global Suspend
41 db 0
ljmp ISR Ures ; USB Reset
db 0
ljmp ISR IBN ; IN Bulk NAK interrupt
db 0
46 ljmp ISR Ep0in ; End Point 0 In
db 0
ljmp ISR Ep0out ; End Point 0 Out
db 0
ljmp ISR Ep1in ; End Point 1 In
51 db 0
ljmp ISR Ep1out ; End Point 1 Out
db 0
ljmp ISR Ep2in
db 0
56 ljmp ISR Ep2out
db 0
ljmp ISR Ep3in
db 0
ljmp ISR Ep3out
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61 db 0
ljmp ISR Ep4in
db 0
ljmp ISR Ep4out
db 0
66 ljmp ISR Ep5in
db 0
ljmp ISR Ep5out
db 0
ljmp ISR Ep6in
71 db 0
ljmp ISR Ep6out
db 0
ljmp ISR Ep7in
db 0
76 ljmp ISR Ep7out
db 0
CSEG AT 0x200
81 Start:
mov r1,#11000011b ;holds sampling rate info: Starting f=1kHz
mov r2,#0 ;counts bytes read from ADC
mov r3,#0
mov r4,#0
86 mov r5,#0
mov r6,#0 ;switches between buffers to write data
mov dptr,#USBBAV ; ENABLE AUTOVECTOR
movx a,@dptr
91 setb acc.0 ; AVEN=1
movx @dptr,a
mov dptr,#OUT07IEN ; EP0−7 OUT Interrupt Enable Register
mov a,#01010000b
96 movx @dptr,a ; Enable EP6 & EP4 OUT interrupt
SETB EIE.0 ; Enable INT2 interrupt
SETB IE.7 ;ENABLE ALL INTERRUPTS
mov dptr, #OUT6BC ; load the EP6OUT byte count to arm OUT transfer
101 mov a, #64 ; 64 byte payload
movx @dptr, a
mov dptr, #OUT4BC ; load the EP6OUT byte count to arm OUT transfer
mov a, #64 ; 64 byte payload
movx @dptr, a
106
mov dptr, #PORTBCFG
mov a, #00110000b
movx @dptr,a
111
mov dptr, #PORTCCFG
mov a, #00000000
movx @dptr, a
116 mov dptr, #PORTACFG
mov a, #00000000
movx @dptr, a
mov dptr, #OEB
121 mov a, #11001111b
movx @dptr, a
mov dptr, #OEA
mov a, #00000000b
126 movx @dptr, a
mov dptr, #OEC
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mov a, #00000000b
movx @dptr, a
131
mov dptr, #PINSB
movx a, @dptr
clr acc.1 ; initialize CE=0
mov dptr, #OUTB
136 movx @dptr, a
mov dptr, #PINSB ; initialize multiplexer ch.
movx a, @dptr
clr acc.0 ; by clearing MUX
141 mov dptr, #OUTB
movx @dptr, a
mov dptr, #PINSB ;
movx a, @dptr
146 clr acc.2 ; initialize R/C=0
mov dptr, #OUTB
movx @dptr, a
mov r2, #0
151
here:
cjne r2, #64, intret
mov a, r6
cpl a ; change buffer to send
156 mov r6,a
wait:
cjne r6, #0, writebuf2
161 writebuf:
mov dptr, #IN4CS ; EP4IN Control & Status register
movx a, @dptr
jb acc.1, writebuf
166 mov r2, #0
mov dptr, #IN4BC ; load the EP4IN byte count to re−arm IN transfer
mov a, #64 ; 64 byte payload
movx @dptr, a
171 jmp here
writebuf2:
mov dptr, #IN2CS ; EP2IN Control & Status register
movx a, @dptr
176 jb acc.1, writebuf2
mov r2, #0
mov dptr, #IN2BC ; load the EP2IN byte count to re−arm IN transfer
181 mov a, #64 ; 64 byte payload
movx @dptr, a
intret:
jmp here
186
;=================ISR for starting first channel conversion =========
first data:
push dps
191 push dpl
push dpl1
push dph1
push acc
196 mov dptr, #PINSB
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movx a, @dptr
setb acc.1 ; CE=1
mov dptr, #OUTB
movx @dptr, a
201
call delay
mov dptr, #PINSB
movx a, @dptr
206 clr acc.1 ;CE=0
mov dptr, #OUTB
movx @dptr, a
call delay
211
SETB EIE.2 ;ENABLE INT4 INTERRUPT
mov dptr, #PINSB ; check which mux channel will be converted
216 movx a, @dptr
jnb acc.0, timerload ; by checking PB0
MOV TH0,#11110100b ; reset timer0 to convert second channel
MOV TL0,#00000000b
221 SETB TR0
CLR TF0
timerload:
MOV TH1,r1 ; reset timer1 to convert first channel
226 MOV TL1,#00000011b
SETB TR1
CLR TF1
231 pop acc
pop dph1
pop dpl1
pop dpl
pop dps
236
RETI
;=============================================================
;=================ISR for starting second channel conversion =========
second data:
241 push dps
push dpl
push dpl1
push dph1
push acc
246
mov dptr, #PINSB
movx a, @dptr
setb acc.1 ; CE=1
mov dptr, #OUTB
251 movx @dptr, a
call delay
mov dptr, #PINSB
256 movx a, @dptr
clr acc.1 ;CE=0
mov dptr, #OUTB
movx @dptr, a
261 CALL delay
SETB EIE.2 ;ENABLE INT4 INTERRUPT
pop acc
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pop dph1
266 pop dpl1
pop dpl
pop dps
RETI
271 ;=============================================================
;========== ISR for reading a byte ===========================
Int5Isr:
push dps
276 push dpl
push dpl1
push dph1
push acc
281
mov dptr, #PINSB ; enable R/C to read converted data
movx a, @dptr
setb acc.2 ; R/C=1
mov dptr, #OUTB
286
call delay
mov dptr, #PINSB
movx @dptr, a ; enable output buffers of A/D
291 setb acc.1 ; CE=1
mov dptr, #OUTB
movx @dptr, a
call delay
296
mov dptr, #PINSB
movx @dptr, a ; initialize P/S − S/P registers
clr acc.1 ; CE=0
mov dptr, #OUTB
301 movx @dptr, a
call delay
call delay
306 mov dptr, #PINSB
movx @dptr, a ; initialize P/S − S/P registers
setb acc.1 ; CE=1
mov dptr, #OUTB
movx @dptr, a
311
mov a, EXIF ; clear USB IRQ (INT5)
clr acc.7
mov EXIF, a
316 pop acc
pop dph1
pop dpl1
pop dpl
pop dps
321
RETI
;=============================================================
;========== ISR for reading a byte ===========================
326 Int4Isr:
push dps
push dpl
push dpl1
push dph1
331 push acc
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mov dptr, #PINSB ; multiplex the input
movx a, @dptr
cpl acc.0 ; by complementing PB0
336 mov dptr, #OUTB
movx @dptr, a
mov dptr,#PINSA ; read ports and save to r4&r5
movx a,@dptr
341 mov r4,a
mov dptr,#PINSC
movx a,@dptr
mov r5,a
346 mov dptr, #PINSB ; disable ADC
movx a, @dptr
clr acc.1 ; CE=0
mov dptr, #OUTB
movx @dptr, a
351
call delay
call delay
mov dptr, #PINSB ; change R/C to set ADC to convert mode
356 movx a, @dptr
clr acc.2 ; R/C=0
mov dptr, #OUTB
movx @dptr, a
361 cjne r6, #0 , readportb
readport: ; locate bytes read to bulk transfer buffers EP2IN & EP4IN
mov dptr, #IN2CS ; Check EP2IN Control & Status register
movx a, @dptr
366 jb acc.1, readport
mov a,r2
mov r3,a
inc r3
371
mov dptr,#IN2BUF−1
loop:
inc dptr
376 djnz r3, loop
mov a,r4
movx @dptr,a
inc dptr
mov a,r5
381 movx @dptr,a
inc r2 ; since 2 bytes written to IN BUFFER
inc r2 ; pointer is increased by 2
jmp cont
386 readportb: ; after EP2IN is fully loaded, switch to EP4IN
mov dptr, #IN4CS ; Check EP4IN Control & Status register
movx a, @dptr
jb acc.1, readportb
391
mov a,r2
mov r3,a
inc r3
396 mov dptr,#IN4BUF−1
loopb:
inc dptr
djnz r3, loopb
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401 mov a,r4
movx @dptr,a
inc dptr
mov a,r5
movx @dptr,a
406 inc r2 ; since 2 bytes written to IN BUFFER
inc r2 ; pointer is increased by 2
cont:
mov a, EXIF ; clear USB IRQ (INT4)
411 clr acc.6
mov EXIF, a
CLR EIE.2 ;DISABLE INT4 INTERRUPT
416 pop acc
pop dph1
pop dpl1
pop dpl
pop dps
421
RETI
;====================================
delay:
nop
426 nop
nop
nop
nop
nop
431 nop
nop
nop
nop
nop
436 nop
nop
nop
nop
nop
441 nop
nop
nop
nop
nop
446 nop
nop
nop
nop
nop
451 nop
nop
nop
nop
nop
456 nop
ret
;=============================================================
461 ;========== Interrupt Services for USB transactions===========
ISR Sudav:
RETI
ISR Sof:
466 RETI
ISR Sutok:
RETI
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ISR Susp:
RETI
471 ISR Ures:
RETI
ISR IBN:
RETI
ISR Ep0in:
476 RETI
ISR Ep0out:
RETI
ISR Ep1in:
RETI
481 ISR Ep1out:
RETI
ISR Ep2in:
RETI
ISR Ep2out:
486 RETI
ISR Ep3in:
RETI
ISR Ep3out:
RETI
491 ISR Ep4in:
RETI
ISR Ep4out: ; ISR for changing sampling rate
push dps
push dpl
496 push dpl1
push dph1
push acc
mov dptr,#OUT4BUF ; write sampling rate info to system timer
501 movx a,@dptr
mov r1,a
mov a, EXIF ; clear USB IRQ (INT2)
clr acc.4
506 mov EXIF, a
mov dptr, #OUT07IRQ ; clear IRQ flag
mov a,#00010000b
movx @dptr, a
511
mov dptr, #OUT4BC ; load the EP6OUT byte count to re−arm OUT transfer
mov a, #64 ; any byte payload
movx @dptr, a
516 pop acc
pop dph1
pop dpl1
pop dpl
pop dps
521 RETI
ISR Ep5in:
RETI
ISR Ep5out:
526 RETI
ISR Ep6in:
RETI
ISR Ep6out:
push dps
531 push dpl
push dpl1
push dph1
push acc
536 mov dptr,#OUT6BUF
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movx a,@dptr
cjne a, #16, another
SETB IE.3 ;ENABLE TIMER1 INTERRUPT
541 SETB IE.1 ;ENABLE TIMER0 INTERRUPT
SETB EIE.3 ;ENABLE INT5 INTERRUPT
MOV TMOD,#00000000b
MOV TH1,#00000000b
MOV TL1,#00000000b
546 SETB TR1 ; timer
CLR TF1 ; enable
another:
mov a, EXIF ; clear USB IRQ (INT2)
551 clr acc.4
mov EXIF, a
mov dptr, #OUT07IRQ
mov a,#01000000b
556 movx @dptr, a
mov dptr, #OUT6BC ; load the EP6OUT byte count to re−arm OUT transfer
mov a, #64 ; 64 byte payload
movx @dptr, a
561
pop acc
pop dph1
pop dpl1
pop dpl
566 pop dps
RETI
ISR Ep7in:
RETI
571 ISR Ep7out:
RETI
END
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B.3 The User Application Software Source
Code
Listing B.2: Software in Microsoft Visual C/C++ format
1 #include <windows.h>
#include <math.h>
#include <malloc.h>
#include <assert.h>
#include <process.h>
6 #include <Mmsystem.h>
#include <stdio.h>
#include <stdlib.h>
#include <iostream.h>
#include "main.h"
11 #include <winioctl.h>
#include "ezusbsys.h"
// Global constant for pi:
const double pi = 3.1415926535;
16 const char szAppName[]="WinApp";
const char szWndName[] = "Data Analysis";
// Global Parameters
HINSTANCE hInstance;
21 HWND hWnd;
HMENU hPopup = NULL;
HMENU hFileMenu; /∗ file menu handle ∗/
HMENU hOptionsMenu; /∗ draw menu handle ∗/
HMENU hMenu; /∗ menu bar handle ∗/
26 HMENU hSamplingRate; /∗ sampling menu handle ∗/
HMENU hVoltageScale; /∗ voltage scale menu handle ∗/
HMENU hVoltageScale1; /∗ voltage scale menu handle ∗/
HMENU hVoltageScale2; /∗ voltage scale menu handle ∗/
MENUITEMINFO item; /∗ item info ∗/
31
MSG msg;
WNDCLASS wndclass;
HANDLE hDevice;
HANDLE hRead;
36 FILE∗ output1;
FILE∗ output2;
// Ez−USB configuration variables
char pcDriverName[]="Ezusb−0";
41 const int Interface=0;
const int AltSetting=1;
const int PipeNumber1=1;
const int PipeNumber2=3;
const int PipeOut=6;
46 const int SamplingPipe=4;
const int PackCount=1;
const int PackSize=64;
const int BufCount=1;
const int FramesPerBuf=1;
51
// axis locations on the screen
int axisx1=512;
int axisy1=168;
int axisx2=512;
56 int axisy2=552;
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LARGE INTEGER llnHPTimerFreq; // High Performance Timer: Frequency
LARGE INTEGER llnHPT1; // High Performance Timer: Time 1
LARGE INTEGER llnHPT2; // High Performance Timer: Time 2
61 LARGE INTEGER llnT uSec; // Time in microseconds
long double datareceived;
BOOL StopRead=TRUE; // flag shows reading operation
66 BOOL Rec=FALSE; // flag shows on−line recording operation
BOOL PipeSelect=TRUE;
BYTE∗ isobuf=NULL; // temporary buffer holding received 64−byte packet
PULONG isobuf2=NULL;
USHORT buffer[1024]; // buffer holds CH1 data to be drawn on the screen
71 USHORT buffer2[1024]; // buffer holds CH2 data to be drawn on the screen
char∗ recbuffer1; // temporary buffer used while recording CH1
char∗ recbuffer2; // temporary buffer used while recording CH2
int reccount=0; // used in recording operation
76 // firmware data in Intel hex format
INTEL HEX RECORD anchor[] = {
1,0x7F92,0,{0x01},
3,0x0,0,{0x02,0x02,0x00},
3,0xb,0,{0x02,0x02,0xe1},
81 3,0x1b,0,{0x02,0x02,0x98},
3,0x43,0,{0x02,0x05,0x00},
3,0x53,0,{0x02,0x03,0x5a},
3,0x5b,0,{0x02,0x03,0x10},
16,0x500,0,{0x02,0x03,0xf7,0x00,0x02,0x03,0xf8,0x00,0x02,0x03,0xf9,0x00,0x02,0x03,0xfa,0x00},
86 16,0x510,0,{0x02,0x03,0xfb,0x00,0x02,0x03,0xfc,0x00,0x02,0x03,0xfd,0x00,0x02,0x03,0xfe,0x00},
16,0x520,0,{0x02,0x03,0xff,0x00,0x02,0x04,0x00,0x00,0x02,0x04,0x01,0x00,0x02,0x04,0x02,0x00},
16,0x530,0,{0x02,0x04,0x03,0x00,0x02,0x04,0x04,0x00,0x02,0x04,0x05,0x00,0x02,0x04,0x06,0x00},
16,0x540,0,{0x02,0x04,0x32,0x00,0x02,0x04,0x33,0x00,0x02,0x04,0x34,0x00,0x02,0x04,0x35,0x00},
8,0x550,0,{0x02,0x04,0x76,0x00,0x02,0x04,0x77,0x00},
91 16,0x200,0,{0x79,0xc3,0x7a,0x00,0x7b,0x00,0x7c,0x00,0x7d,0x00,0x7e,0x00,0x90,0x7f,0xaf,0xe0},
16,0x210,0,{0xd2,0xe0,0xf0,0x90,0x7f,0xad,0x74,0x50,0xf0,0xd2,0xe8,0xd2,0xaf,0x90,0x7f,0xd1},
16,0x220,0,{0x74,0x40,0xf0,0x90,0x7f,0xcd,0x74,0x40,0xf0,0x90,0x7f,0x94,0x74,0x30,0xf0,0x90},
16,0x230,0,{0x7f,0x95,0x74,0x00,0xf0,0x90,0x7f,0x93,0x74,0x00,0xf0,0x90,0x7f,0x9d,0x74,0xcf},
16,0x240,0,{0xf0,0x90,0x7f,0x9c,0x74,0x00,0xf0,0x90,0x7f,0x9e,0x74,0x00,0xf0,0x90,0x7f,0x9a},
96 16,0x250,0,{0xe0,0xc2,0xe1,0x90,0x7f,0x97,0xf0,0x90,0x7f,0x9a,0xe0,0xc2,0xe0,0x90,0x7f,0x97},
16,0x260,0,{0xf0,0x90,0x7f,0x9a,0xe0,0xc2,0xe2,0x90,0x7f,0x97,0xf0,0x7a,0x00,0xba,0x40,0x26},
16,0x270,0,{0xee,0xf4,0xfe,0xbe,0x00,0x11,0x90,0x7f,0xbc,0xe0,0x20,0xe1,0xf9,0x7a,0x00,0x90},
16,0x280,0,{0x7f,0xbd,0x74,0x40,0xf0,0x80,0xe6,0x90,0x7f,0xb8,0xe0,0x20,0xe1,0xf9,0x7a,0x00},
16,0x290,0,{0x90,0x7f,0xb9,0x74,0x40,0xf0,0x80,0xd5,0xc0,0x86,0xc0,0x82,0xc0,0x84,0xc0,0x85},
101 16,0x2a0,0,{0xc0,0xe0,0x90,0x7f,0x9a,0xe0,0xd2,0xe1,0x90,0x7f,0x97,0xf0,0x71,0xd6,0x90,0x7f},
16,0x2b0,0,{0x9a,0xe0,0xc2,0xe1,0x90,0x7f,0x97,0xf0,0x71,0xd6,0xd2,0xea,0x90,0x7f,0x9a,0xe0},
16,0x2c0,0,{0x30,0xe0,0x0a,0x75,0x8c,0xf4,0x75,0x8a,0x00,0xd2,0x8c,0xc2,0x8d,0x89,0x8d,0x75},
16,0x2d0,0,{0x8b,0x03,0xd2,0x8e,0xc2,0x8f,0xd0,0xe0,0xd0,0x85,0xd0,0x84,0xd0,0x82,0xd0,0x86},
16,0x2e0,0,{0x32,0xc0,0x86,0xc0,0x82,0xc0,0x84,0xc0,0x85,0xc0,0xe0,0x90,0x7f,0x9a,0xe0,0xd2},
106 16,0x2f0,0,{0xe1,0x90,0x7f,0x97,0xf0,0x71,0xd6,0x90,0x7f,0x9a,0xe0,0xc2,0xe1,0x90,0x7f,0x97},
16,0x300,0,{0xf0,0x71,0xd6,0xd2,0xea,0xd0,0xe0,0xd0,0x85,0xd0,0x84,0xd0,0x82,0xd0,0x86,0x32},
16,0x310,0,{0xc0,0x86,0xc0,0x82,0xc0,0x84,0xc0,0x85,0xc0,0xe0,0x90,0x7f,0x9a,0xe0,0xd2,0xe2},
16,0x320,0,{0x90,0x7f,0x97,0x71,0xd6,0x90,0x7f,0x9a,0xf0,0xd2,0xe1,0x90,0x7f,0x97,0xf0,0x71},
16,0x330,0,{0xd6,0x90,0x7f,0x9a,0xf0,0xc2,0xe1,0x90,0x7f,0x97,0xf0,0x71,0xd6,0x71,0xd6,0x90},
111 16,0x340,0,{0x7f,0x9a,0xf0,0xd2,0xe1,0x90,0x7f,0x97,0xf0,0xe5,0x91,0xc2,0xe7,0xf5,0x91,0xd0},
16,0x350,0,{0xe0,0xd0,0x85,0xd0,0x84,0xd0,0x82,0xd0,0x86,0x32,0xc0,0x86,0xc0,0x82,0xc0,0x84},
8,0x360,0,{0xc0,0x85,0xc0,0xe0,0x90,0x7f,0x9a,0xe0},
16,0x368,0,{0xb2,0xe0,0x90,0x7f,0x97,0xf0,0x90,0x7f,0x99,0xe0,0xfc,0x90,0x7f,0x9b,0xe0,0xfd},
16,0x378,0,{0x90,0x7f,0x9a,0xe0,0xc2,0xe1,0x90,0x7f,0x97,0xf0,0x71,0xd6,0x71,0xd6,0x90,0x7f},
116 16,0x388,0,{0x9a,0xe0,0xc2,0xe2,0x90,0x7f,0x97,0xf0,0xbe,0x00,0x19,0x90,0x7f,0xb8,0xe0,0x20},
16,0x398,0,{0xe1,0xf9,0xea,0xfb,0x0b,0x90,0x7d,0xff,0xa3,0xdb,0xfd,0xec,0xf0,0xa3,0xed,0xf0},
16,0x3a8,0,{0x0a,0x0a,0x80,0x17,0x90,0x7f,0xbc,0xe0,0x20,0xe1,0xf9,0xea,0xfb,0x0b,0x90,0x7c},
16,0x3b8,0,{0xff,0xa3,0xdb,0xfd,0xec,0xf0,0xa3,0xed,0xf0,0x0a,0x0a,0xe5,0x91,0xc2,0xe6,0xf5},
16,0x3c8,0,{0x91,0xc2,0xea,0xd0,0xe0,0xd0,0x85,0xd0,0x84,0xd0,0x82,0xd0,0x86,0x32,0x00,0x00},
121 16,0x3d8,0,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00},
16,0x3e8,0,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x22,0x32},
16,0x3f8,0,{0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0x32,0xc0,0x86},
16,0x408,0,{0xc0,0x82,0xc0,0x84,0xc0,0x85,0xc0,0xe0,0x90,0x7c,0xc0,0xe0,0xf9,0xe5,0x91,0xc2},
16,0x418,0,{0xe4,0xf5,0x91,0x90,0x7f,0xaa,0x74,0x10,0xf0,0x90,0x7f,0xcd,0x74,0x40,0xf0,0xd0},
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126 16,0x428,0,{0xe0,0xd0,0x85,0xd0,0x84,0xd0,0x82,0xd0,0x86,0x32,0x32,0x32,0x32,0xc0,0x86,0xc0},
16,0x438,0,{0x82,0xc0,0x84,0xc0,0x85,0xc0,0xe0,0x90,0x7b,0xc0,0xe0,0xb4,0x10,0x13,0xd2,0xab},
16,0x448,0,{0xd2,0xa9,0xd2,0xeb,0x75,0x89,0x00,0x75,0x8d,0x00,0x75,0x8b,0x00,0xd2,0x8e,0xc2},
16,0x458,0,{0x8f,0xe5,0x91,0xc2,0xe4,0xf5,0x91,0x90,0x7f,0xaa,0x74,0x40,0xf0,0x90,0x7f,0xd1},
16,0x468,0,{0x74,0x40,0xf0,0xd0,0xe0,0xd0,0x85,0xd0,0x84,0xd0,0x82,0xd0,0x86,0x32,0x32,0x32},
131 1,0x7F92,0,{0x0}};
int next= 0;
int samplesdisplayed=2; // variable for drawing data on screen at diff. freq.
136 double voltagescale1=1; // variable for adjusting full−scale voltage of CH1
double voltagescale2=1; // variable for adjusting full−scale voltage of CH2
// Function prototypes:
141 int f(int x); // calculates the corresponding point on screen for CH1 data
int g(int x); // calculates the corresponding point on screen for CH2 data
int WindowCreate(void); // creates main window
void menubar(HWND hWnd); // creates menu of the window
int WaitMessages(void); // waits for messages sent to window
146 void anchordownload(void); // downloads firmware into Ez−USB RAM
void BeginReadProc(void); // initialize USB connection and allocate buffers
void WriteOutProc (BYTE command); // sends commands to Ez−USB
void ChangeSamplingRate (BYTE rate); // sends the new sampling rate info to Ez−USB
ULONG stdcall READ ISO BUFFER(LPVOID lpParameter); // reads data from device
151 void EndReadProc(void); // clears pipes and buffers
BOOLEAN bOpenDriver (HANDLE ∗ phDeviceHandle, PCHAR devname); // Opens Ez−USB driver
LRESULT CALLBACK WndProc(HWND hWnd, UINT message, WPARAM wParam, LPARAM lParam);
156
// Main function of this Win32 app
INT WINAPI WinMain(HINSTANCE hInstance, HINSTANCE hPrevInstance, LPSTR lpCmdLine, INT iCmdShow)
{
161 WindowCreate();
menubar(hWnd);
WaitMessages();
return 0;
}
166
// create and customize window
int WindowCreate (void)
171 {
wndclass.style = CS HREDRAW | CS VREDRAW;
wndclass.lpfnWndProc = WndProc;
wndclass.cbClsExtra = 0;
wndclass.cbWndExtra = 0;
176 wndclass.hInstance = hInstance;
wndclass.hIcon = LoadIcon(NULL, IDI APPLICATION);
wndclass.hCursor = LoadCursor(NULL, IDC ARROW);
wndclass.hbrBackground = (HBRUSH) GetStockObject(WHITE BRUSH);
wndclass.lpszMenuName= NULL;
181 wndclass.lpszClassName = szAppName;
if (! RegisterClass(&wndclass))
{
MessageBox(NULL, "Could not create window.", "Error", 0);
return 0;
186 }
hWnd = CreateWindow(szAppName, szWndName, WS OVERLAPPEDWINDOW,
CW USEDEFAULT, CW USEDEFAULT, 580, 400, NULL, NULL, hInstance, NULL);
191 for (int i=0; i<1024; i++)
{
buffer[i]=32768;
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buffer2[i]=32768;
}
196
ShowWindow(hWnd, SW SHOWMAXIMIZED);
UpdateWindow(hWnd);
return 0;
201 }
// create and customize menu bar
void menubar(HWND hWnd)
206 {
/∗ create the menus ∗/
hMenu = CreateMenu();
hFileMenu = CreateMenu();
hOptionsMenu = CreateMenu();
211 hSamplingRate = CreateMenu();
hVoltageScale = CreateMenu();
hVoltageScale1 = CreateMenu();
hVoltageScale2 = CreateMenu();
216 /∗ fill up the file menu ∗/
item.cbSize = sizeof(MENUITEMINFO);
item.fMask = MIIM ID | MIIM TYPE | MIIM SUBMENU | MIIM CHECKMARKS | MIIM STATE;
item.fType = MFT STRING;
item.hSubMenu = NULL;
221
item.wID = ’d’;
item.dwTypeData = "D&ownload Firmware";
item.cch = strlen("D&ownload Firmware");
InsertMenuItem(hFileMenu, 0, FALSE, &item);
226
item.wID = ’x’;
item.dwTypeData = "E&xit";
item.cch = strlen("E&xit");
InsertMenuItem(hFileMenu, 0, FALSE, &item);
231
/∗ now do the sampling rate menu ∗/
item.wID = ’1’;
item.dwTypeData = "f=250 Hz";
236 item.cch = strlen("f=250 Hz");
InsertMenuItem(hSamplingRate, 0, FALSE, &item);
item.wID = ’2’;
item.dwTypeData = "f=500 Hz";
241 item.cch = strlen("f=500 Hz");
InsertMenuItem(hSamplingRate, 1, FALSE, &item);
item.wID = ’3’;
item.dwTypeData = "f=1 Khz";
246 item.cch = strlen("f=1 KHz");
InsertMenuItem(hSamplingRate, 2, FALSE, &item);
item.wID = ’4’;
item.dwTypeData = "f=2 Khz";
251 item.cch = strlen("f=2 KHz");
InsertMenuItem(hSamplingRate, 3, FALSE, &item);
/∗ now do the CH1 voltage scale menu ∗/
256 item.wID = ’5’;
item.dwTypeData = "−5V to 5V";
item.cch = strlen("−5V to 5V");
InsertMenuItem(hVoltageScale1, 0, FALSE, &item);
261 item.wID = ’6’;
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item.dwTypeData = "−2V to 2V";
item.cch = strlen("−2V to 2V");
InsertMenuItem(hVoltageScale1, 1, FALSE, &item);
266 item.wID = ’7’;
item.dwTypeData = "−1V to 1V";
item.cch = strlen("−1V to 1V");
InsertMenuItem(hVoltageScale1, 2, FALSE, &item);
271 item.wID = ’8’;
item.dwTypeData = "−500mV to 500mV";
item.cch = strlen("−500mV to 500mV");
InsertMenuItem(hVoltageScale1, 3, FALSE, &item);
276 item.wID = ’9’;
item.dwTypeData = "−100mV to 100mV";
item.cch = strlen("−100mV to 100mV");
InsertMenuItem(hVoltageScale1, 4, FALSE, &item);
281 /∗ now do the CH2 voltage scale menu ∗/
item.wID = ’10’;
item.dwTypeData = "−5V to 5V";
item.cch = strlen("−5V to 5V");
286 InsertMenuItem(hVoltageScale2, 0, FALSE, &item);
item.wID = ’11’;
item.dwTypeData = "−2V to 2V";
item.cch = strlen("−2V to 2V");
291 InsertMenuItem(hVoltageScale2, 1, FALSE, &item);
item.wID = ’12’;
item.dwTypeData = "−1V to 1V";
item.cch = strlen("−1v to 1v");
296 InsertMenuItem(hVoltageScale2, 2, FALSE, &item);
item.wID = ’13’;
item.dwTypeData = "−500mV to 500mV";
item.cch = strlen("−500mV to 500mV");
301 InsertMenuItem(hVoltageScale2, 3, FALSE, &item);
item.wID = ’14’;
item.dwTypeData = "−100mV to 100mV";
item.cch = strlen("−100mV to 100mV");
306 InsertMenuItem(hVoltageScale2, 4, FALSE, &item);
/∗ now do the options menu ∗/
item.wID = ’r’;
311 item.dwTypeData = "Start/Stop &Reading";
item.cch = strlen("Start/Stop &Reading");
InsertMenuItem(hOptionsMenu, 0, FALSE, &item);
item.wID = ’s’;
316 item.dwTypeData = "Start/Stop R&ecording";
item.cch = strlen("Start/Stop R&ecording");
InsertMenuItem(hOptionsMenu, 1, FALSE, &item);
item.wID = ’c’;
321 item.dwTypeData = "&Change Sampling Rate";
item.cch = strlen("&Change Sampling Rate");
item.hSubMenu = hSamplingRate;
InsertMenuItem(hOptionsMenu, 2, FALSE, &item);
326 item.wID = ’15’;
item.dwTypeData = "&CH1";
item.cch = strlen("&CH1");
item.hSubMenu = hVoltageScale1;
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InsertMenuItem(hVoltageScale, 0, FALSE, &item);
331
item.wID = ’16’;
item.dwTypeData = "&CH2";
item.cch = strlen("&CH2");
item.hSubMenu = hVoltageScale2;
336 InsertMenuItem(hVoltageScale, 1, FALSE, &item);
item.wID = ’b’;
item.dwTypeData = "&Change Full−Scale Voltage Range";
item.cch = strlen("&Change Full−Scale Voltage Range");
341 item.hSubMenu = hVoltageScale;
InsertMenuItem(hOptionsMenu, 3, FALSE, &item);
/∗ now do the main menu ∗/
item.wID = 0;
346 item.dwTypeData = "&File";
item.cch = strlen("&File");
item.hSubMenu = hFileMenu;
InsertMenuItem(hMenu, 0, FALSE, &item);
item.wID = 0;
351 item.dwTypeData = "&Options";
item.cch = strlen("&Options");
item.hSubMenu = hOptionsMenu;
InsertMenuItem(hMenu, 1, FALSE, &item);
356 /∗ attach the menu to the window ∗/
SetMenu(hWnd, hMenu);
/∗ use the draw menu as a popup menu ∗/
hPopup = hOptionsMenu;
361
CheckMenuItem(hSamplingRate,2,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale1,0,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale2,0,MF BYPOSITION | MF CHECKED);
DrawMenuBar(hWnd);
366
}
// this function downloads anchor to Ez−USB RAM
void anchordownload(void)
371 {
DWORD nBytesanc;
char tempout[500];
// Open Driver To Download Firmware
376 if (!bOpenDriver (&hDevice, pcDriverName))
{
MessageBox(hWnd,"Data Analysis − Failed to Open Driver. Cannot download firmware",NULL,NULL);
hDevice = NULL;
return;
381 }
int i;
for (i=0; i<54; i++)
{
386
ANCHOR DOWNLOAD CONTROL anchorload;
anchorload.Offset=anchor[i].Address;
BOOLEAN bResult=DeviceIoControl (hDevice,
391 IOCTL EZUSB ANCHOR DOWNLOAD,
&anchorload,
sizeof(ANCHOR DOWNLOAD CONTROL),
anchor[i].Data,
anchor[i].Length,
396 &nBytesanc,
NULL);
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if (bResult!= TRUE)
{
401 MessageBox(hWnd,"Data Analysis − Failed to Download Firmware. Cannot write",NULL,NULL);
hDevice = NULL;
return;
}
}
406 sprintf(tempout,"Downloaded firmware into Ez−USB RAM");
SetWindowText(hWnd,tempout);
hDevice=NULL;
return;
}
411
// this function waits for messages sent to window
int WaitMessages(void)
416 {
while (GetMessage(&msg, NULL, 0, 0))
{
TranslateMessage(&msg);
DispatchMessage(&msg);
421 }
return (int) msg.wParam;
}
426
void CALLBACK TimeProc(UINT uID, UINT uMsg, DWORD dwUser, DWORD dw1, DWORD dw2)
{
return;
}
431
// This function processes the various messages for the window.
LRESULT CALLBACK WndProc(HWND hWnd, UINT message, WPARAM wParam, LPARAM lParam)
436 {
BYTE command=16;
POINT point;
HDC hDC;
441 PAINTSTRUCT ps;
HPEN hOldPen, hNewPen;
int x;
int y;
446 switch (message)
{
case WM CREATE:
return 0;
451 case WM PAINT:
hDC = BeginPaint(hWnd, &ps);
hNewPen = CreatePen(PS SOLID, 1, RGB(0, 180, 180)); // aqua color (mixes green and blue)
hOldPen = (HPEN)SelectObject(hDC, hNewPen);
456
// Print a message:
TextOut(hDC, axisx1−30, axisy1−25−128, "ECG Signal", 10);
TextOut(hDC, axisx2−45, axisy2−25−128, "Respiratory Signal", 18);
461 // Draw the axes:
MoveToEx(hDC, 0, axisy1, NULL);
LineTo(hDC,1024, axisy1);
MoveToEx(hDC, axisx1, axisy1−128, NULL);
LineTo(hDC, axisx1, axisy1+128);
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466
MoveToEx(hDC, 0, axisy2, NULL);
LineTo(hDC,1024, axisy2);
MoveToEx(hDC, axisx2, axisy2−128, NULL);
LineTo(hDC, axisx2, axisy2+128);
471
// Draw the grid:
for (x=0; x<1024; x+=8)
{
476 for (y=axisy1−128; y<=axisy1+128; y+=8)
SetPixel(hDC,x,y, RGB(0, 180, 180));
for (y=axisy2−128; y<=axisy2+128; y+=8)
SetPixel(hDC,x,y, RGB(0, 180, 180));
}
481
// Draw the graph of data on channels:
hNewPen = CreatePen(PS SOLID, 1, RGB(0, 0, 255)); //blue color
486 hOldPen = (HPEN)SelectObject(hDC, hNewPen);
MoveToEx(hDC, 0, axisy1 − f(0),NULL);
for (x = 1; x <1024; x++)
{
LineTo(hDC, x, axisy1 − f(x));
491 MoveToEx(hDC, x, axisy1 − f(x), NULL);
}
MoveToEx(hDC, 0, axisy2 − g(0),NULL);
for (x = 1; x <1024; x++)
496 {
LineTo(hDC, x, axisy2 − g(x));
MoveToEx(hDC, x, axisy2 − g(x), NULL);
}
501 EndPaint(hWnd, &ps);
return 0;
case WM DESTROY:
PostQuitMessage(0);
506 return 0;
case WM COMMAND:
switch(LOWORD(wParam))
511 {
case ’1’: // sampling rate f=250 Hz
command=7;
samplesdisplayed=8;
ChangeSamplingRate (command);
516 BeginReadProc();
CheckMenuItem(hSamplingRate,0,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hSamplingRate,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,2,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,3,MF BYPOSITION | MF UNCHECKED);
521 DrawMenuBar(hWnd);
SetWindowText(hWnd,"Receiving Data");
return 0;
526 case ’2’:
command=132; // sampling rate f=500 Hz
samplesdisplayed=4;
ChangeSamplingRate (command);
BeginReadProc();
531 CheckMenuItem(hSamplingRate,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,1,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hSamplingRate,2,MF BYPOSITION | MF UNCHECKED);
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CheckMenuItem(hSamplingRate,3,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
536 SetWindowText(hWnd,"Receiving Data");
return 0;
case ’3’:
command=195; // sampling rate f=1 Khz
541 samplesdisplayed=2;
ChangeSamplingRate (command);
BeginReadProc();
CheckMenuItem(hSamplingRate,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,1,MF BYPOSITION | MF UNCHECKED);
546 CheckMenuItem(hSamplingRate,2,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hSamplingRate,3,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
SetWindowText(hWnd,"Receiving Data");
return 0;
551
case ’4’:
command=226; // sampling rate f=2 Khz
samplesdisplayed=1;
ChangeSamplingRate (command);
556 BeginReadProc();
CheckMenuItem(hSamplingRate,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,2,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hSamplingRate,3,MF BYPOSITION | MF CHECKED);
561 DrawMenuBar(hWnd);
SetWindowText(hWnd,"Receiving Data");
return 0;
566 case ’5’:
voltagescale1=1.0; // CH1 5V full−voltage scale
CheckMenuItem(hVoltageScale1,0,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale1,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,2,MF BYPOSITION | MF UNCHECKED);
571 CheckMenuItem(hVoltageScale1,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
576 case ’6’:
voltagescale1=2.5; // CH1 2V full−voltage scale
CheckMenuItem(hVoltageScale1,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale1,2,MF BYPOSITION | MF UNCHECKED);
581 CheckMenuItem(hVoltageScale1,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
586 case ’7’:
voltagescale1=5.0; // CH1 1V full−voltage scale
CheckMenuItem(hVoltageScale1,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,2,MF BYPOSITION | MF CHECKED);
591 CheckMenuItem(hVoltageScale1,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
596 case ’8’:
voltagescale1=10.0; // CH1 500mV full−voltage scale
CheckMenuItem(hVoltageScale1,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,2,MF BYPOSITION | MF UNCHECKED);
601 CheckMenuItem(hVoltageScale1,3,MF BYPOSITION | MF CHECKED);
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CheckMenuItem(hVoltageScale1,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
606 case ’9’:
voltagescale1=50.0; // CH1 100mV full−voltage scale
CheckMenuItem(hVoltageScale1,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,2,MF BYPOSITION | MF UNCHECKED);
611 CheckMenuItem(hVoltageScale1,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF BYPOSITION | MF CHECKED);
DrawMenuBar(hWnd);
return 0;
616 case ’10’:
voltagescale2=1.0; // CH2 5V full−voltage scale
CheckMenuItem(hVoltageScale2,0,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale2,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,2,MF BYPOSITION | MF UNCHECKED);
621 CheckMenuItem(hVoltageScale2,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
626 case ’11’:
voltagescale2=2.5; // CH2 2V full−voltage scale
CheckMenuItem(hVoltageScale2,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,1,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale2,2,MF BYPOSITION | MF UNCHECKED);
631 CheckMenuItem(hVoltageScale2,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
636 case ’12’:
voltagescale2=5.0; // CH2 1V full−voltage scale
CheckMenuItem(hVoltageScale2,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,2,MF BYPOSITION | MF CHECKED);
641 CheckMenuItem(hVoltageScale2,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
646 case ’13’:
voltagescale2=10.0; // CH2 500mV full−voltage scale
CheckMenuItem(hVoltageScale2,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,2,MF BYPOSITION | MF UNCHECKED);
651 CheckMenuItem(hVoltageScale2,3,MF BYPOSITION | MF CHECKED);
CheckMenuItem(hVoltageScale2,4,MF BYPOSITION | MF UNCHECKED);
DrawMenuBar(hWnd);
return 0;
656 case ’14’:
voltagescale2=50.0; // CH2 100mV full−voltage scale
CheckMenuItem(hVoltageScale2,0,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,1,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,2,MF BYPOSITION | MF UNCHECKED);
661 CheckMenuItem(hVoltageScale2,3,MF BYPOSITION | MF UNCHECKED);
CheckMenuItem(hVoltageScale2,4,MF BYPOSITION | MF CHECKED);
DrawMenuBar(hWnd);
return 0;
666 case ’s’:
if (StopRead==FALSE)
{
if (Rec==FALSE)
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{
671 CheckMenuItem(hOptionsMenu,1,MF BYPOSITION | MF CHECKED);
DrawMenuBar(hWnd);
recbuffer1=(char∗) malloc(10∗1024∗1024∗sizeof(unsigned short)); //record memory
recbuffer2=(char∗) malloc(10∗1024∗1024∗sizeof(unsigned short)); //record memory
676 reccount=0;
datareceived=0;
output1=fopen("output1.txt","w"); //open output files
output2=fopen("output2.txt","w");
Rec=TRUE; //set record flag
681 }
else
{
Rec=FALSE; //reset record flag
CheckMenuItem(hOptionsMenu,1,MF BYPOSITION | MF UNCHECKED);
686 DrawMenuBar(hWnd);
fwrite(recbuffer1,1,reccount,output1);
fwrite(recbuffer2,1,reccount,output2);
691 fclose(output1); //close output files
fclose(output2);
free(recbuffer1); //free record buffer
free(recbuffer2); //free record buffer
}
696 }
else
{
return 0;
}
701 return 0;
case ’d’: // download firmware into device
anchordownload();
return 0;
706
case ’x’: // exit
PostQuitMessage(0);
return 0;
711 case ’r’: // start/stop reading data
if (StopRead==TRUE)
{
StopRead=FALSE;
BeginReadProc();
716 CheckMenuItem(hOptionsMenu,0,MF BYPOSITION | MF CHECKED);
DrawMenuBar(hWnd);
WriteOutProc(command);
DWORD dwThreadId, dwThrdParam = 1;
hRead= CreateThread(
721 NULL,
0,
READ ISO BUFFER,
&dwThrdParam,
CREATE SUSPENDED,
726 &dwThreadId
);
SetThreadPriority(hRead,15);
ResumeThread(hRead);
}
731 else
{
StopRead=TRUE;
EndReadProc();
CheckMenuItem(hOptionsMenu,0,MF BYPOSITION | MF UNCHECKED);
736 DrawMenuBar(hWnd);
SetWindowText(hWnd,"Data Analysis");
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UpdateWindow(hWnd);
}
return 0;
741 }
return 0;
case WM RBUTTONDOWN:
point.x = LOWORD(lParam);
746 point.y = HIWORD(lParam);
ClientToScreen(hWnd, &point);
TrackPopupMenu(hPopup, TPM LEFTALIGN, point.x, point.y,0, hWnd, NULL);
return 0;
751 break;
}
return DefWindowProc(hWnd, message, wParam, lParam);
756 }
/∗ f(x) & g(x)are the functions that calculate the corresponding y value ∗/
/∗ for each x−pixel given (0<=x<=1024) ∗/
761
int f(int x)
{
double y;
char tempbuf[8];
766 sprintf(tempbuf,"%d",buffer[x]);
y= atoi(tempbuf)∗1.0;
y=(y/65536.0−0.5)∗512∗voltagescale1;
if (y>128)
{
771 y=128;
}
if (y<−128)
{
y=−128;
776 }
return (int)y;
}
781 int g(int x)
{
double y;
char tempbuf[8];
sprintf(tempbuf,"%d",buffer2[x]);
786 y= atoi(tempbuf)∗1.0;
y=(y/65536.0−0.5)∗512∗voltagescale2;
if (y>128)
{
y=128;
791 }
if (y<−128)
{
y=−128;
}
796
return y;
}
801 /∗ BeginReadProc initializes USB connection... ∗/
/∗ opens driver, sets interface, allocates memory for the read I/O buffer ∗/
void BeginReadProc (void)
{
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806 if (bOpenDriver (&hDevice, pcDriverName) == TRUE)
{
SetWindowText(hWnd,"Data Analysis − Opened Driver Successfully to Read");
}
else
811 {
MessageBox(hWnd,"Data Analysis − Failed to Open Driver. Cannot read",NULL,NULL);
StopRead=TRUE;
hDevice=NULL;
return;
816 }
SET INTERFACE IN setint;
setint.interfaceNum=Interface;
setint.alternateSetting=AltSetting;
821 DWORD nBytesint;
BOOLEAN bResult=DeviceIoControl (hDevice, // Set Ez−USB interface
IOCTL Ezusb SETINTERFACE,
&setint,
826 sizeof(SET INTERFACE IN),
NULL,
0,
&nBytesint,
NULL);
831 if (bResult!= TRUE)
{
MessageBox(hWnd,"Data Analysis − Failed to Set Interface. Cannot read",NULL,NULL);
hDevice=NULL;
return;
836 }
// allocate reading buffers
ULONG bytesToRead = PackCount ∗ (PackSize + sizeof(USBD ISO PACKET DESCRIPTOR));
841 isobuf= (BYTE∗) malloc(bytesToRead);
isobuf2=(PULONG) malloc(sizeof(ULONG));
datareceived=0;
reccount=0;
846
if (!isobuf)
{
MessageBox(hWnd,"Data Analysis − Memory Allocation Failed",NULL,NULL);
hDevice=NULL;
851 return;
}
InvalidateRect(hWnd, NULL, TRUE);
}
856
/∗ This function switches between two bulk pipes,
reset the selected pipe and read 64−byte packet,
check for record flag and write to rec buffer if set,
861 and update window while stopRead flag is false.
∗/
ULONG stdcall READ ISO BUFFER (LPVOID lpParameter)
{
866 if (hDevice==NULL)
{
return 0;
}
871 SetWindowText(hWnd,"Receiving Data");
BOOLEAN bResult= FALSE;
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int i,j;
char temp[256]; // buffer used to write text on the window bar
876 int count=0; // counter for updating graphs
RECT region1={{0},{40},{1024},{296}}; // first graph region
RECT region2={{0},{424},{1024},{680}}; // second graph region
BYTE bytesToRead= PackSize;
881 while (!StopRead)
{
ULONG pipenum;
886 BULK TRANSFER CONTROL BulkControl;
//change the pipe to read from
if (PipeSelect)
{
891 BulkControl.pipeNum=PipeNumber1;
pipenum=PipeNumber1;
PipeSelect=FALSE;
}
else
896 {
BulkControl.pipeNum=PipeNumber2;
pipenum=PipeNumber2;
PipeSelect=TRUE;
}
901
// reset the pipe
DWORD nBytes;
DWORD nBytespipe;
906 bResult = DeviceIoControl (hDevice,
IOCTL Ezusb RESETPIPE,
&pipenum,
sizeof(ULONG),
NULL,
911 0,
&nBytespipe,
NULL);
bResult=TRUE;
if (bResult != TRUE)
916 {
MessageBox(hWnd,"Data Analysis − Pipe Reset Failed",NULL,NULL);
hDevice=NULL;
return 0;
}
921
// read 64−byte packet by bulk transfer
bResult = DeviceIoControl (hDevice,
IOCTL EZUSB BULK READ,
926 &BulkControl,
sizeof(BULK TRANSFER CONTROL),
isobuf,
bytesToRead,
&nBytes,
931 NULL);
next= 1024 − (samplesdisplayed);
if (bResult != TRUE)
936 {
DeviceIoControl (hDevice,
IOCTL EZUSB GET LAST ERROR,
NULL,
0,
941 isobuf2,
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sizeof(ULONG),
&nBytes,
NULL);
char tempbuf[100];
946 sprintf(tempbuf,"Read Bulk Data Failed with Error %d",isobuf2);
SetWindowText(hWnd,tempbuf);
return 0;
}
else
951 {
if (Rec==TRUE) // if record flag is set, save data to disk
{
for (i=0; i<PackSize/4; i++)
{
956 union v {unsigned short ni; BYTE d[sizeof(unsigned short)];};
union v v1;
v1.d[1]=isobuf[4∗i];
v1.d[0]=isobuf[4∗i+1];
union v v2;
961 v2.d[1]=isobuf[4∗i+2];
v2.d[0]=isobuf[4∗i+3];
sprintf(&recbuffer1[reccount],"%5d\n",v1.ni);
sprintf(&recbuffer2[reccount],"%5d\n",v2.ni);
reccount=reccount+6;
966 }
datareceived=datareceived+bytesToRead/4;
if (datareceived>1048576)
{
971 sprintf(temp,"Recorded %6.1fM samples/channel",datareceived/1048576.0);
}
else if (datareceived>1024)
{
sprintf(temp,"Recorded %6.1fK samples/channel",datareceived/1024.0);
976 }
else
{
sprintf(temp,"Recorded %5.0f samples/channel",datareceived);
}
981
SetWindowText(hWnd,temp);
if (reccount>=180000)
{
fwrite(recbuffer1,1,reccount,output1);
986 fwrite(recbuffer2,1,reccount,output2);
reccount=0;
}
}
else
991 {
SetWindowText(hWnd,"Receiving Data");
}
for (i=0; i<next; i++)
996 {
buffer[i]=buffer[i+(samplesdisplayed)];
buffer2[i]=buffer2[i+(samplesdisplayed)];
}
1001 j=(PackSize/4)/samplesdisplayed;
for (i=0; i<(samplesdisplayed); i++)
{
union v {unsigned short ni; BYTE d[sizeof(unsigned short)];};
1006 union v vn;
vn.d[1]=isobuf[4∗j∗i];
vn.d[0]=isobuf[4∗j∗i+1];
union v vm;
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vm.d[1]=isobuf[4∗j∗i+2];
1011 vm.d[0]=isobuf[4∗j∗i+3];
buffer[next+i]=vn.ni;
buffer2[next+i]=vm.ni;
}
1016 }
if (samplesdisplayed==8)
{
1021 if (count==1)
{
InvalidateRect(hWnd, &region1, TRUE);
UpdateWindow(hWnd);
}
1026 if (count==2)
{
InvalidateRect(hWnd, &region2, TRUE);
UpdateWindow(hWnd);
count=0;
1031 }
else
count=count+1;
if (count>2)
{
1036 count=0;
}
}
if (samplesdisplayed==4)
1041 {
if (count==2)
{
InvalidateRect(hWnd, &region1, TRUE);
1046 UpdateWindow(hWnd);
}
if (count==4)
{
InvalidateRect(hWnd, &region2, TRUE);
1051 UpdateWindow(hWnd);
count=0;
}
else
count=count+1;
1056 if (count>4)
{
count=0;
}
}
1061
if (samplesdisplayed==2)
{
if (count==4)
1066 {
InvalidateRect(hWnd, &region1, TRUE);
UpdateWindow(hWnd);
}
1071 if (count==8)
{
InvalidateRect(hWnd, &region2, TRUE);
UpdateWindow(hWnd);
count=0;
1076 }
else
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count=count+1;
if (count>8)
{
1081 count=0;
}
}
if (samplesdisplayed==1)
1086 {
if (count==8)
{
InvalidateRect(hWnd, &region1, TRUE);
1091 UpdateWindow(hWnd);
}
if (count==16)
{
1096 InvalidateRect(hWnd, &region2, TRUE);
UpdateWindow(hWnd);
count=0;
}
else
1101 count=count+1;
}
}
return 0;
1106 }
// function that ends the reading process and clear pending I/O
void EndReadProc(void)
{
1111 if (hDevice==NULL)
{
return;
}
1116 DWORD nBytespipe;
ULONG pipenum=PipeNumber1;
BOOL bResult = DeviceIoControl (hDevice,
IOCTL Ezusb ABORTPIPE,
1121 &pipenum,
sizeof(ULONG),
NULL,
0,
&nBytespipe,
1126 NULL);
if (bResult != TRUE)
{
MessageBox(hWnd,"Data Analysis − Pipe Abort Failed",NULL,NULL);
hDevice=NULL;
1131 return;
}
pipenum=PipeNumber2;
bResult = DeviceIoControl (hDevice,
1136 IOCTL Ezusb ABORTPIPE,
&pipenum,
sizeof(ULONG),
NULL,
0,
1141 &nBytespipe,
NULL);
if (bResult != TRUE)
{
MessageBox(hWnd,"Data Analysis − Pipe Abort Failed",NULL,NULL);
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1146 hDevice=NULL;
return;
}
free(isobuf);
1151 free(isobuf2);
hDevice=NULL;
return;
}
1156
// Sends command to Ez−USB
void WriteOutProc (BYTE command)
{
if (hDevice==NULL)
1161 {
return;
}
BYTE∗ writebuf;
1166 BOOLEAN bResult= FALSE;
BYTE bytesToWrite=1;
writebuf=(BYTE∗) malloc(bytesToWrite);
1171 ULONG pipenum;
BULK TRANSFER CONTROL BulkControl;
pipenum=PipeOut;
1176 BulkControl.pipeNum=pipenum;
// reset the pipe
DWORD nBytes;
DWORD nBytespipe;
1181
bResult = DeviceIoControl (hDevice,
IOCTL Ezusb RESETPIPE,
&pipenum,
sizeof(ULONG),
1186 NULL,
0,
&nBytespipe,
NULL);
1191 if (bResult != TRUE)
{
MessageBox(hWnd,"Send Command − Pipe Reset Failed",NULL,NULL);
hDevice=NULL;
return;
1196 }
writebuf[0]=command;
bResult = DeviceIoControl (hDevice,
1201 IOCTL EZUSB BULK WRITE,
&BulkControl,
sizeof(BULK TRANSFER CONTROL),
writebuf,
bytesToWrite,
1206 &nBytes,
NULL);
if (!bResult)
{
hDevice=NULL;
1211 return;
}
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bResult = DeviceIoControl (hDevice,
IOCTL Ezusb ABORTPIPE,
1216 &pipenum,
sizeof(ULONG),
NULL,
0,
&nBytespipe,
1221 NULL);
if (!bResult)
{
MessageBox(hWnd,"Send Command − Pipe Abort Failed",NULL,NULL);
hDevice=NULL;
1226 return;
}
free(writebuf);
1231 return;
}
// Changes sampling rate of Ez−USB
void ChangeSamplingRate (BYTE rate)
1236 {
if (hDevice==NULL)
{
return;
}
1241
BYTE∗ writebuf;
BOOLEAN bResult= FALSE;
BYTE bytesToWrite=1;
1246 writebuf=(BYTE∗) malloc(bytesToWrite);
ULONG pipenum;
BULK TRANSFER CONTROL BulkControl;
1251 pipenum=SamplingPipe;
BulkControl.pipeNum=pipenum;
// reset the pipe
1256 DWORD nBytes;
DWORD nBytespipe;
bResult = DeviceIoControl (hDevice,
IOCTL Ezusb RESETPIPE,
1261 &pipenum,
sizeof(ULONG),
NULL,
0,
&nBytespipe,
1266 NULL);
if (bResult != TRUE)
{
MessageBox(hWnd,"Change Sampling Rate − Pipe Reset Failed",NULL,NULL);
1271 hDevice=NULL;
return;
}
writebuf[0]=rate;
1276
bResult = DeviceIoControl (hDevice,
IOCTL EZUSB BULK WRITE,
&BulkControl,
sizeof(BULK TRANSFER CONTROL),
1281 writebuf,
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bytesToWrite,
&nBytes,
NULL);
1286 bResult = DeviceIoControl (hDevice,
IOCTL Ezusb ABORTPIPE,
&pipenum,
sizeof(ULONG),
NULL,
1291 0,
&nBytespipe,
NULL);
if (bResult != TRUE)
{
1296 MessageBox(hWnd,"Data Analysis − Pipe Abort Failed",NULL,NULL);
hDevice=NULL;
return;
}
1301 free(writebuf);
return;
}
1306
// Open the Driver
BOOLEAN bOpenDriver (HANDLE ∗ phDeviceHandle, PCHAR devname)
{
1311 char completeDeviceName[64] = "";
char pcMsg[64] = "";
strcat (completeDeviceName,
"\\\\.\\"
1316 );
strcat (completeDeviceName,
devname
);
1321
∗phDeviceHandle = CreateFile( completeDeviceName,
GENERIC WRITE,
FILE SHARE WRITE,
NULL,
1326 OPEN EXISTING,
0,
NULL);
if (∗phDeviceHandle == INVALID HANDLE VALUE) {
1331 return (FALSE);
} else {
return (TRUE);
}
1336
}//OpenDevice
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B.4 The Digital Signal Processing Software
Listing B.3: Software in Matlab M-File format
close all;
clear all;
3 clc;
fs=1000;
ecg = textread(’tunca91.txt’);
8 ecg=ecg/65536∗20−10;
ecg1=ecg;
res = textread(’tunca92.txt’);
res=res/65536∗20−10;
13 res1=res;
tinit=0;
tfinal=(size(ecg,1)−1)/1000;
t=linspace(tinit,tfinal,size(ecg,1));
18 t1=t;
figure(1);subplot(4,1,1);plot(t,res); ylabel(’Raw Resp’);title(’Respiratory Filtering Process’)
axis([20 30 min(res) max(res)]);
figure(2);subplot(3,1,1);plot(t,ecg); ylabel(’Raw ECG’);title(’ECG Filtering Process’);
23 axis([23 25 min(ecg) max(ecg)]);
hpecgn=fs/2;
hpecg=ones(1,hpecgn);
hpecg=−hpecg/hpecgn;
28 hpecg(hpecgn/2+1)=1+hpecg(hpecgn/2+1);
ecg = filter(hpecg,[1],ecg);
ecg = ecg((1.5∗size(hpecg,2)+1):size(ecg,1));
hpresn=10∗fs;
33 hpres=ones(1,hpresn);
hpres=−hpres/hpresn;
hpres(hpresn/2+1)=1+hpres(hpresn/2+1);
res = filter(hpres,[1],res);
res = res((1.5∗size(hpres,2)+1):size(res,1));
38
t = t((size(hpres,2)+1):(size(t,2)−0.5∗size(hpres,2)));
ecg = ecg((size(hpres,2)−size(hpecg,2)+1):(size(ecg,1)−0.5∗size(hpres,2)+0.5∗size(hpecg,2)));
figure(1);subplot(4,1,2);plot(t,res); ylabel(’Highpass filtered’);
43 axis([20 30 min(res) max(res)]);
figure(2);subplot(3,1,2);plot(t,ecg); ylabel(’Highpass filtered’);
axis([23 25 min(ecg) max(ecg)]);
nn= fs/50;
48 n=ones(1,nn);
n=n/nn;
ecg = filter(n,[1],ecg);
res = filter(n,[1],res);
ecg = ecg((1.5∗size(n,2)+1):size(ecg,1));
53 res = res((1.5∗size(n,2)+1):size(res,1));
t = t((size(n,2)+1):(size(t,2)−0.5∗size(n,2)));
figure(1);subplot(4,1,3);plot(t,res); ylabel(’50Hz notch’);
axis([20 30 min(res) max(res)]);
figure(2);subplot(3,1,3);plot(t,ecg); ylabel(’Lowpass Filtered’);xlabel(’time (sec)’);
58 axis([23 25 min(ecg) max(ecg)]);
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lpresn=fs/3.125;
lpres=ones(1,lpresn);
63 lpres=lpres/lpresn;
res = filter(lpres,[1],res);
res = res((1.5∗size(lpres,2)+1):size(res,1));
t = t((size(lpres,2)+1):(size(t,2)−0.5∗size(lpres,2)));
ecg = ecg((size(lpres,2)+1):(size(ecg,1)−0.5∗size(lpres,2)));
68
figure(1);subplot(4,1,4);plot(t,res); ylabel(’Lowpass filtered’);xlabel(’time (sec)’);
axis([20 30 min(res) max(res)]);
%%%%%%%%%%%%%%%%%%%%% DF1 Method for QRS Detection %%%%%%%%%%%%%%%
73
yfilt=[2 1 0 −1 −2]; % find the first derivative of ECG signal
yfilt=yfilt/10;
ydiff = filter(yfilt,[1],ecg);
78 ydiff = ydiff((1.5∗size(yfilt,2)+1):size(ydiff,1));
tdiff = t((size(yfilt,2)+1):(size(t,2)−0.5∗size(yfilt,2)));
ecg = ecg((size(yfilt,2)+1):(size(ecg,1)−0.5∗size(yfilt,2)));
segments=floor(size(ydiff,1)/(fs∗3));
83 for i=1:segments
slopemaxarray(i)=max(ydiff((i−1)∗fs∗3+1:i∗fs∗3)); % find maximum values of segments
end
slopeth=0.7∗median(slopemaxarray); % define slope threshold as 0.7 of median of maximums
rr=1;
88 trlast=0;
for i=3:1:size(ydiff,1)
if (ydiff(i)>slopeth) & (ydiff(i−1)>slopeth) & (ydiff(i−2)>slopeth) & (tdiff(i−2)>trlast+0.3)
tr(rr)=tdiff(i−2); % find time of R−waves
trlast=tdiff(i−2);
93 ti(rr)=i−2;
rr=rr+1;
end
end
98 for i=1:size(ti,2)
rwave(i)=ecg(ti(i));
end
trdiff=diff(tr); % time intervals between R−waves
103 tr=tr(2:size(tr,2)); % discard first r−wave
ti=ti(2:size(ti,2));
rwave=rwave(2:size(rwave,2));
tdiff=tdiff(ti(1):ti(size(ti,2)));
108 ecg=ecg(ti(1):ti(size(ti,2)));
ydiff=ydiff(ti(1):ti(size(ti,2)));
tdiff=tdiff−tr(1);
tr=tr−tr(1);
113 figure(3); plot(tdiff,ecg,’black’); hold on; plot(tdiff,5∗ydiff,’red’);stem(tr,rwave,’o−−’);hold off;
legend(’Filtered ECG Signal’,’First Derivative (x5)’,’R−Wave’);
axis([23.5 24.3 −0.4 1]); grid on; xlabel(’time(sec)’);ylabel(’Amplitude (V)’);
thrv = tr(1):0.25:tr(size(tr,2)); % create time axis for interpolated hrv signal
hrv=interp1(tr,trdiff,thrv); % interpolate R−R interval signal
118
figure(4);plot(thrv,hrv); title(’Heart Rate Variability’);
xlabel(’Time (sec)’);ylabel(’RR Intervals (sec)’); grid on;
hrv2=hrv−mean(hrv);
123 hrvmean=mean(hrv), %mean of HRV signal
hrvstd=std(hrv), % standard deviation of HRV signal
[P,f]=pcov(hrv2,50,512,4); % power spectral density of HRV signal
128
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%%%%%%%%%%%%%%% Respiration Variability detection %%%%%%%%%%%%
respfilt=[2 1 0 −1 −2];
respfilt=respfilt/10;
133
respdiff = filter(respfilt,[1],res); % first derivative of respiratory signal
respdiff = respdiff((1.5∗size(respfilt,2)+1):size(respdiff,1));
tresp = t((size(respfilt,2)+1):(size(t,2)−0.5∗size(respfilt,2)));
res = res((size(respfilt,2)+1):(size(res,1)−0.5∗size(respfilt,2)));
138
rc=1;
texlast=0;
respsegments=floor(size(respdiff,1)/(fs∗10));
143
for i=1:respsegments
respmaxarray(i)=max(respdiff((i−1)∗fs∗10+1:i∗fs∗10));
end
respth=0.2∗median(respmaxarray);
148
for i=3:1:size(respdiff,1)
if (respdiff(i)>respth) & (respdiff(i−1)>respth) & (respdiff(i−2)>respth) & (res(i)<0) & (tresp(i)>texlast+1.7)
tex(rc)=tresp(i−2); % find time of expiration
texlast=tresp(i−2);
153 ti2(rc)=i−2;
rc=rc+1;
end
end
158 for i=1:size(ti2,2)
resppoint(i)=res(ti2(i));
end
figure(6);
163 plot(tresp,res,’black’);hold on;plot(tresp,100∗respdiff,’red’); stem(tex,resppoint,’o−−’);hold off;
legend(’Respiratory Signal’,’First Derivative (x100)’,’Respiratory Fiducial Points’);
% axis([50 60 min(res) max(res)]);
texdiff=diff(tex); % respiration intervals
168 tex=tex(2:size(tex,2));
tresp=tresp(ti2(2):ti2(size(ti2,2)));
respdiff = respdiff(ti2(2):ti2(size(ti2,2)));
res = res(ti2(2):ti2(size(ti2,2)));
173 tresp2 = tex(1):0.25:tex(size(tex,2)); % create time axis for interpolated respiration signal
respv2=interp1(tex,texdiff,tresp2); % interpolate respiration interval function
respv3=respv2−mean(respv2);
respmean=mean(respv2), %mean of respiratory signal
178 respstd=std(respv2), % standard deviation of respiratory signal
figure(5); plot(f,P); axis([0 0.5 min(P) max(P)]); xlabel(’frequency (Hz)’);
title(’Power Spectral Density of HRV’); grid on;
clc;
183 respmean,
respstd,
hrvmean,
hrvstd,
188 figure(7); plot(tresp2,respv2);
title(’Respiratory Signal Variability’); grid on;
xlabel(’Time(sec)’);
ylabel(’Instantaneous Respiration Period (sec)’);
193 figure(8); hist(respv2,40); grid on;
xlabel(’Instantaneous Respiration Period (sec)’);
ylabel(’Histogram of Respiratory Signal Variability’);
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198 %%%%%%%%%%%%%%%%% filter responses %%%%%%%%%%%%%%%%%%%%%%
% c=linspace(0,1000,64000);
%
% ftha=abs(fft(hpecg,64000));
203 % fthb=angle(fft(hpecg,64000))/pi;
% ftna=abs(fft(n,64000));
% ftnb=angle(fft(n,64000))/pi;
% ftlresa=abs(fft(lpres,64000));
% ftlresb=angle(fft(lpres,64000));
208 %
%%% Frequency response of ECG highpass filter %%%%%
% figure;
% subplot(2,1,1);
% plot(c,ftha);
213 % axis([0 20 0 1.5]);
% xlabel(’frequency (Hz)’);
% ylabel(’|Xhp(jw)|’);
% grid on;
% hold on; stem(1.5,0.707,’bo−.’); hold off;
218 % subplot(2,1,2);
% plot(c,fthb);
% axis([0 20 −1 1]);
% xlabel(’frequency (Hz)’);
% ylabel(’Phase of Xhp(jw) (∗pi rad)’);
223 % grid on;
%
%%% Frequency response of 50Hz notch filter %%%%%
% figure;
% subplot(2,1,1);
228 % plot(c,ftna);
% axis([0 125 0 1]);
% xlabel(’frequency (Hz)’);
% ylabel(’|Xn(jw)|’);
% grid on;
233 % hold on; stem(22.1,0.707,’bo−.’); hold off;
% subplot(2,1,2);
% plot(c,ftnb);
% axis([0 125 −1 1]);
% xlabel(’frequency (Hz)’);
238 % ylabel(’Phase of Xn(jw) (∗pi rad)’);
% grid on;
%
%%% Frequency response of respiratory lowpass filter %%%%%
%
243 % figure;
% subplot(2,1,1);
% plot(c,ftlresa);
% axis([0 20 0 1]);
% xlabel(’frequency (Hz)’);
248 % ylabel(’|Xlp(jw)|’);
% grid on;
% hold on; stem(1.4,0.707,’bo−.’); hold off;
% subplot(2,1,2);
% plot(c,ftlresb);
253 % axis([0 20 −1 1]);
% xlabel(’frequency (Hz)’);
% ylabel(’Phase of Xlp(jw) (∗pi rad)’);
% grid on;
Appendix C
Technical References
This chapter includes technical references for some of the circuit elements used
in the design.
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C.1 OP07 Technical Reference
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
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Ultralow Offset Voltage
Operational Amplifiers
FEATURES
Low VOS: 75 V Max
Low VOS Drift: 1.3 V/C Max
Ultra-Stable vs. Time: 1.5 V/Month Max
Low Noise: 0.6 V p-p Max
Wide Input Voltage Range: 14 V
Wide Supply Voltage Range: 3 V to 18 V
Fits 725,108A/308A, 741, AD510 Sockets
125C Temperature-Tested Dice
APPLICATIONS
Wireless Base Station Control Circuits
Optical Network Control Circuits
Instrumentation
Sensors and Controls
Thermocouples
RTDs
Strain Bridges
Shunt Current Measurements
Precision Filters
GENERAL DESCRIPTION
The OP07 has very low input offset voltage (75 µV max for
OP07E) which is obtained by trimming at the wafer stage. These
low offset voltages generally eliminate any need for external null-
ing. The OP07 also features low input bias current (±4 nA for
OP07E) and high open-loop gain (200 V/mV for OP07E). The
low offsets and high open-loop gain make the OP07 particularly
useful for high-gain instrumentation applications.
The wide input voltage range of ±13 V minimum combined with
high CMRR of 106 dB (OP07E) and high input impedace pro-
vides high accuracy in the noninverting circuit configuration.
Excellent linearity and gain accuracy can be maintained even at
high closed-loop gains. Stability of offsets and gain with time or
variations in temperature is excellent. The accuracy and stability
of the OP07, even at high gain, combined with the freedom
from external nulling have made the OP07 an industry standard
for instrumentation applications.
The OP07 is available in two standard performance grades. The
OP07E is specified for operation over the 0°C to 70°C range, and
OP07C over the –40°C to +85°C temperature range.
The OP07 is available in epoxy 8-lead Mini-DIP and 8-lead SOIC.
It is a direct replacement for 725,108A, and OP05 amplifiers;
741-types may be directly replaced by removing the 741’s nulling
potentiometer. For improved specifications, see the OP177 or
OP1177. For ceramic DIP and TO-99 packages and standard
micro circuit (SMD) versions, see the OP77.
Figure 1. Simplified Schematic
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OP07–SPECIFICATIONS
OP07E ELECTRICAL CHARACTERISTICS
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Input Offset Voltage1 VOS 30 75 µV
Long-Term VOS Stability2 VOS/Time 0.3 1.5 µV/Mo
Input Offset Current IOS 0.5 3.8 nA
Input Bias Current IB ±1.2 ±4.0 nA
Input Noise Voltage en p-p 0.1 Hz to 10 Hz3 0.35 0.6 µV p-p
Input Noise Voltage Density en fO = 10 Hz 10.3 18.0 nV√Hz
fO = 100 Hz3 10.0 13.0 nV√Hz
fO = 1 kHz 9.6 11.0 nV√Hz
Input Noise Current In p-p 14 30 pA p-p
Input Noise Current Density In fO = 10 Hz 0.32 0.80 pA√Hz
fO = 100 Hz3 0.14 0.23 pA√Hz
fO = 1 kHz 0.12 0.17 pA√Hz
Input Resistance—Differential Mode4 RIN 15 50 mΩ
Input Resistance—Common-Mode RINCM 160 GΩ
Input Voltage Range IVR ±13 ±14 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 106 123 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 5 20 µV/V
Large-Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 200 500 V/mV
RL ≥ 500 Ω, VO = ±0.5 V,
VS = ±3 V4 150 400 V/mV
OUTPUT CHARACTERISTICS
Output Voltage Swing VO RL ≥ 10 kΩ ±12.5 ±13.0 V
RL ≥ 2 kΩ ±12.0 ±12.8 V
RL ≥ 1 kΩ ±10.5 ±12.0 V
DYNAMIC PERFORMANCE
Slew Rate SR RL ≥ 2 kΩ3 0.1 0.3 V/µs
Closed-Loop Bandwidth BW AVOL = 15 0.4 0.6 MHz
Closed-Loop Output Resistance RO VO = 0, IO = 0 60 Ω
Power Consumption Pd VS = ±15 V, No Load 75 120 mW
VS = ±13 V, No Load 4 6 mW
Offset Adjustment Range RP = 20 kΩ ±4 mV
NOTES
1Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2Long-term input offset voltage stability refers to the averaged trend time of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the ini-
tial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 µV refer to the typical performance curves. Parameter is sample tested.
3Sample tested.
4Guaranteed by design.
5Guaranteed but not tested.
Specifications subject to change without notice.
(VS = 15 V, TA = 25C, unless otherwise noted.)
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OP07
OP07C ELECTRICAL CHARACTERISTICS
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Input Offset Voltage1 VOS 60 150 µV
Long-Term VOS Stability2 VOS/Time 0.4 2.0 µV/Mo
Input Offset Current IOS 0.8 6.0 nA
Input Bias Current IB ±1.8 ±7.0 nA
Input Noise Voltage en p-p 0.1 Hz to 10 Hz3 0.38 0.65 µV p-p
Input Noise Voltage Density en fO = 10 Hz 10.5 20.0 nV√Hz
fO = 100 Hz3 10.2 13.5 nV√Hz
fO = 1 kHz 9.8 11.5 nV√Hz
Input Noise Current In p-p 15 35 pA p-p
Input Noise Current Density In fO = 10 Hz 0.35 0.90 pA√Hz
fO = 100 Hz3 0.15 0.27 pA√Hz
fO = 1 kHz 0.13 0.18 pA√Hz
Input Resistance- Differential Mode4 RIN 8 33 mΩ
Input Resistance- Common-Mode RINCM 120 GΩ
Input Voltage Range IVR ±13 ±14 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 100 120 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 7 32 µV/V
Large-Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 120 400 V/mV
RL ≥ 500 Ω, VO = ±0.5 V,
VS = ±3 V4 100 400 V/mV
OUTPUT CHARACTERISTICS
Output Voltage Swing VO RL ≥ 10 kΩ ±12.0 ±13.0 V
RL ≥ 2 kΩ ±11.5 ±12.8 V
RL ≥ 1 kΩ ±12.0 V
DYNAMIC PERFORMANCE
Slew Rate SR RL ≥ 2 kΩ3 0.1 0.3 V/µs
Closed-Loop Bandwidth BW AVOL = 15 0.4 0.6 MHz
Closed-Loop Output Resistance RO VO = 0, IO = 0 60 Ω
Power Consumption Pd VS = ±15 V, No Load 80 150 mW
VS = ±13 V, No Load 4 8 mW
Offset Adjustment Range RP = 20 kΩ ±4 mV
NOTES
1Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2Long-term input offset voltage stability refers to the averaged trend time of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the ini-
tial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 µV refer to the typical performance curves. Parameter is sample tested.
3Sample tested.
4Guaranteed by design.
5Guaranteed but not tested.
Specifications subject to change without notice.
(VS = 15 V, TA = 25C, unless otherwise noted.)
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OP07–SPECIFICATIONS
OP07E ELECTRICAL CHARACTERISTICS
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Input Offset Voltage1 VOS 45 130 µV
Voltage Drift without External Trim2 TCVOS 0.3 1.3 µV/°C
Voltage Drift with External Trim3 TCVOSN RP = 20 kΩ 0.3 1.3 µV/°C
Input Offset Current IOS 0.9 5.3 nA
Input Offset Current Drift TCIOS 8 35 pA/°C
Input Bias Current IB ±1.5 ±5.5 nA
Input Bias Current Drift TCIB 13 35 pA/°C
Input Voltage Range IVR ±13 ±13.5 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 103 123 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 7 32 µV/V
Large-Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 180 450 V/mV
OUTPUT CHARACTERISTICS
Output Voltage Swing VO RL ≥ 10 kΩ ±12 ±12.6 V
NOTES
1Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2Guaranteed by design.
3Sample tested.
Specifications subject to change without notice.
(VS = 15 V, 0C ≤ TA ≤ 70C, unless otherwise noted.)
OP07C ELECTRICAL CHARACTERISTICS
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Input Offset Voltage1 VOS 85 250 µV
Voltage Drift without External Trim2 TCVOS 0.5 1.8 µV/°C
Voltage Drift with External Trim3 TCVOSN RP = 20 kΩ 0.4 1.8 µV/°C
Input Offset Current IOS 1.6 8.0 nA
Input Offset Current Drift TCIOS 12 50 pA/°C
Input Bias Current IB ±2.2 ±9.0 nA
Input Bias Current Drift TCIB 18 50 pA/°C
Input Voltage Range IVR ±13 ±13.5 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 97 120 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 10 51 µV/V
Large-Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 100 400 V/mV
OUTPUT CHARACTERISTICS
Output Voltage Swing VO RL ≥ 10 kΩ ±11 ±12.6 V
NOTES
1Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2Guaranteed by design.
3Sample tested.
Specifications subject to change without notice.
(VS = 15 V, 40C ≤ TA ≤ 85C, unless otherwise noted.)
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ABSOLUTE MAXIMUM RATINGS*
Supply Voltage (VS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±22 V
Input Voltage*  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±22 V
Differential Input Voltage  . . . . . . . . . . . . . . . . . . . . . . . ±30 V
Output Short-Circuit Duration  . . . . . . . . . . . . . . . . Indefinite
Storage Temperature Range
S, P Packages  . . . . . . . . . . . . . . . . . . . . . . –65°C to +125°C
Operating Temperature Range
OP07E  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
OP07C  . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to +85°C
Junction Temperature Range  . . . . . . . . . . . . . . . . . . . . . 150°C
Lead Temperature Range (Soldering, 60 sec)  . . . . . . . . 300°C
*For supply voltages less than ± 22 V, the absolute maximum input voltage is equal
to the supply voltage.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the OP07 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recom-
mended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
ORDERING GUIDE
Temperature Package Package Branding
Model Range Description Option Information
OP07EP 0°C to 70°C 8-Lead Epoxy DIP P-8
OP07CP –40°C to 85°C 8-Lead Epoxy DIP P-8
OP07CS –40°C to 85°C 8-Lead SOIC S-8
Package Type JA* JC Units
8-Lead Plastic DIP (P) 103 43 °C/W
8-Lead SOIC (S) 158 43 °C/W
*JA is specified for worst case conditions, i.e., JA is specified for device in socket
for P-DIP package, JA is specified for device soldered to printed circuit board
for SO package.
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Figure 6. High-Speed, Low VOS Composite Amplifier
Figure 7. Adjustment-Free Precision Summing Amplifier
–10–
OP07
REV. A
TYPICAL APPLICATIONS
Figure 8. High-Stability Thermocouple Amplifier
Figure 9. Precision Absolute-Value Circuit
APPLICATIONS INFORMATION
OP07 series units may be substituted directly into 725, 108A/
308A* and OP05 sockets with or without removal of external
compensation or nulling components. Additionally, the OP07
may be used in unnulled 741 type sockets. However, if conven-
tional 741 nulling circuitry is in use, it should be modified or
removed to enable proper OP07 operation. OP07 offset voltage
may be nulled to zero through use of a potentiometer (see offset
nulling circuit diagram).
PRECISION ABSOLUTE-VALUE CIRCUIT
The OP07 provides stable operation with load capacitance of
up to 500 pF and ±10 V swings; larger capacitances should be
decoupled with a 50 Q decoupling resistor.
Stray thermoelectric voltages generated by dissimilar metals at
the contacts to the input terminals can degrade drift performance.
Therefore, best operation will be obtained when both input con-
tacts are maintained at the same temperature, preferably close to
the package temperature.
*TO-99 Package only
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OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
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8-Lead SO DIP
(S-Suffix)
0.0098 (0.25)
0.0075 (0.19)
0.0500 (1.27)
0.0160 (0.41)
8
0
0.0196 (0.50)
0.0099 (0.25)  45
8 5
41
0.1968 (5.00)
0.1890 (4.80)
0.2440 (6.20)
0.2284 (5.80)
PIN 1
0.1574 (4.00)
0.1497 (3.80)
0.0500 (1.27)
BSC
0.0688 (1.75)
0.0532 (1.35)
SEATING
PLANE
0.0098 (0.25)
0.0040 (0.10)
0.0192 (0.49)
0.0138 (0.35)
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a Complete12-Bit A/D Converter
AD574A*
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106,  U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703
PRODUCT DESCRIPTION
The AD574A is a complete 12-bit successive-approximation
analog-to-digital converter with 3-state output buffer circuitry
for direct interface to an 8- or 16-bit microprocessor bus. A high
precision voltage reference and clock are included on-chip, and
the circuit guarantees full-rated performance without external
circuitry or clock signals.
The AD574A design is implemented using Analog Devices’
Bipolar/I2L process, and integrates all analog and digital func-
tions on one chip. Offset, linearity and scaling errors are mini-
mized by active laser-trimming of thin-film resistors at the wafer
stage. The voltage reference uses an implanted buried Zener for
low noise and low drift. On the digital side, I2L logic is used for
the successive-approximation register, control circuitry and
3-state output buffers.
The AD574A is available in six different grades. The AD574AJ,
K, and L grades are specified for operation over the 0°C to
+70°C temperature range. The AD574AS, T, and U are speci-
fied for the –55°C to +125°C range. All grades are available in a
28-pin hermetically-sealed ceramic DIP. Also, the J, K, and L
grades are available in a 28-pin plastic DIP and PLCC, and the
J and K grades are available in ceramic LCC.
The S, T, and U grades in ceramic DIP or LCC are available
with optional processing to MIL-STD-883C Class B; the T
and U grades are available as JAN QPL. The Analog Devices’
Military Products Databook should be consulted for details on
/883B testing of the AD574A.
*Protected by U.S. Patent Nos. 3,803,590; 4,213,806; 4,511,413; RE 28,633 .
FEATURES
Complete 12-Bit A/D Converter with Reference
and Clock
8- and 16-Bit Microprocessor Bus Interface
Guaranteed Linearity Over Temperature
0C to +70C – AD574AJ, K, L
–55C to +125C – AD574AS, T, U
No Missing Codes Over Temperature
35 s Maximum Conversion Time
Buried Zener Reference for Long-Term Stability
and Low Gain T.C. 10 ppm/C max AD574AL
12.5 ppm/C max AD574AU
Ceramic DIP, Plastic DIP or PLCC Package
Available in Higher Speed, Pinout-Compatible Versions
(15 s AD674B, 80 s AD774B; 10 s (with SHA) AD1674)
Available in Versions Compliant with MIL-STD-883 and
JAN QPL
PRODUCT HIGHLIGHTS
1. The AD574A interfaces to most 8- or 16-bit microproces-
sors. Multiple-mode three-state output buffers connect di-
rectly to the data bus while the read and convert commands
are taken from the control bus. The 12 bits of output data
can be read either as one 12-bit word or as two 8-bit bytes
(one with 8 data bits, the other with 4 data bits and 4 trailing
zeros).
2. The precision, laser-trimmed scaling and bipolar offset resis-
tors provide four calibrated ranges: 0 volts to +10 volts and 0
volts to +20 volts unipolar, –5 volts  to +5 volts and –10 volts
to +10 volts bipolar. Typical bipolar offset and full-scale cali-
bration errors of ±0.1% can be trimmed to zero with one ex-
ternal component each.
3. The internal buried Zener reference is trimmed to 10.00
volts with 0.2% maximum error and 15 ppm/°C typical T.C.
The reference is available externally and can drive up to
1.5 mA beyond the requirements of the reference and bipolar
offset resistors.
4. AD674B (15 µs) and AD774B (8 µs) provide higher speed,
pin compatibility; AD1674 (10 µs) includes on-chip Sample-
Hold Amplifier (SHA).
AD574A–SPECIFICATIONS
              AD574AJ                AD574AK           AD574AL
Model Min Typ Max Min Typ Max Min Typ Max Units
RESOLUTION 12 12 12 Bits
LINEARITY ERROR @ +25°C ±1 ±1/2 ±1/2 LSB
TMIN to TMAX ±1 ±1/2 ±1/2 LSB
DIFFERENTIAL LINEARITY ERROR
(Minimum Resolution for Which No
Missing Codes are Guaranteed)
TMIN to TMAX 11 12 12 Bits
UNIPOLAR OFFSET (Adjustable to Zero) ±2 ±1 ±1 LSB
BIPOLAR OFFSET (Adjustable to Zero) ±4 ±4 ±2 LSB
FULL-SCALE CALIBRATION ERROR
(With Fixed 50 Ω Resistor from REF OUT to REF IN)
(Adjustable to Zero) 0.25 0.25 0.125 % of FS
TEMPERATURE RANGE 0 +70 0 +70 0 +70 °C
TEMPERATURE COEFFICIENTS
(Using Internal Reference)
TMIN to TMAX
Unipolar Offset ±2 (10) ±1 (5) ±1 (5) LSB (ppm/°C)
Bipolar Offset ±2 (10) ±1 (5) ±1 (5) LSB (ppm/°C)
Full-Scale Calibration ±9 (50) ±5 (27) ±2 (10) LSB (ppm/°C)
POWER SUPPLY REJECTION
Max Change in Full-Scale Calibration
VCC = 15 V ±  1.5 V or 12 V ±  0.6 V ±2 ±1 ±1 LSB
VLOGIC = 5 V ±  0.5 V ±1/2 ±1/2 ±1/2 LSB
VEE = –15 V ±  1.5 V or –12 V ±  0.6 V ±2 ±1 ±1 LSB
ANALOG INPUT
Input Ranges
Bipolar –5 +5 –5 +5 –5 +5 Volts
–10 +10 –10 +10 –10 +10 Volts
Unipolar 0 +10 0 +10 0 +10 Volts
0 +20 0 +20 0 +20 Volts
Input Impedance
10 Volt Span 3 5 7 3 5 7 3 5 7 kΩ
20 Volt Span 6 10 14 6 10 14 6 10 14 kΩ
DIGITAL CHARACTERISTICS1 (TMIN–TMAX)
Inputs2 (CE, CS, R/C, A0)
Logic “1” Voltage +2.0 +5.5 +2.0 +5.5 +2.0 +5.5 Volts
Logic “0” Voltage –0.5 +0.8 –0.5 +0.8 –0.5 +0.8 Volts
Current –20 +20 –20 +20 –20 +20 µA
Capacitance 5 5 5 pF
Output (DB11–DB0, STS)
Logic “1” Voltage (ISOURCE ≤ 500 µA) +2.4 +2.4 +2.4 Volts
Logic “0” Voltage (ISINK ≤ 1.6 mA) +0.4 +0.4 +0.4 Volts
Leakage (DB11–DB0, High-Z State) –20 +20 –20 +20 –20 +20 µA
Capacitance 5 5 5 pF
POWER SUPPLIES
Operating Range
VLOGIC +4.5 +5.5 +4.5 +5.5 +4.5 +5.5 Volts
VCC +11.4 +16.5 +11.4 +16.5 +11.4 +16.5 Volts
VEE –11.4 –16.5 –11.4 –16.5 –11.4 –16.5 Volts
Operating Current
ILOGIC 30 40 30 40 30 40 mA
ICC 2 5 2 5 2 5 mA
IEE 18 30 18 30 18 30 mA
POWER DISSIPATION 390 725 390 725 390 725 mW
INTERNAL REFERENCE VOLTAGE 9.98 10.0 10.02 9.98 10.0 10.02 9.99 10.0 10.01 Volts
Output Current (Available for External Loads)3 1.5 1.5 1.5 mA
(External Load Should not Change During Conversion)
PACKAGE OPTIONS4
Ceramic (D-28) AD574ASD AD574AKD AD574ALD
Plastic (N-28) AD574AJN AD574AKN AD574ALN
PLCC (P-28A) AD574AJP AD574AKP
LCC (E-28A) AD574AJE AD574AKE
NOTES
1Detailed Timing Specifications appear in the Timing Section.
212/8 Input is not TTL-compatible and must be hard wired to VLOGIC or Digital Common.
3The reference should be buffered for operation on ±12 V supplies.
4D = Ceramic DIP; N = Plastic DIP; P = Plastic Leaded Chip Carrier.
Specifications subject to change without notice.
(@ +25C with VCC = +15 V or +12 V, VLOGIC = +5 V, VEE = –15 V or –12 V
unless otherwise noted)
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              AD574AS                AD574AT           AD574AU
Model Min Typ Max Min Typ Max Min Typ Max Units
RESOLUTION 12 12 12 Bits
LINEARITY ERROR @ +25°C ±1 ±1/2 ±1/2 LSB
TMIN to TMAX ±1 ±1 ±1 LSB
DIFFERENTIAL LINEARITY ERROR
(Minimum Resolution for Which No
Missing Codes are Guaranteed)
TMIN to TMAX 11 12 12 Bits
UNIPOLAR OFFSET (Adjustable to Zero) ±2 ±1 ±1 LSB
BIPOLAR OFFSET (Adjustable to Zero) ±4 ±4 ±2 LSB
FULL-SCALE CALIBRATION ERROR
(With Fixed 50 Ω Resistor from REF OUT to REF IN)
(Adjustable to Zero) 0.25 0.25 0.125 % of FS
TEMPERATURE RANGE –55 +125 –55 +125 –55 +125 °C
TEMPERATURE COEFFICIENTS
(Using Internal Reference)
(TMIN to TMAX)
Unipolar Offset ±2 (5) ±1 (2.5) ±1 (2.5) LSB (ppm/°C)
Bipolar Offset ±4 (10) ±2 (5) ±1 (2.5) LSB (ppm/°C)
Full-Scale Calibration ±20 (50) ±10 (25) ±5 (12.5) LSB (ppm/°C)
POWER SUPPLY REJECTION
Max Change in Full-Scale Calibration
VCC = 15 V ±  1.5 V or 12 V ±  0.6 V ±2 ±1 ±1 LSB
VLOGIC = 5 V ±  0.5 V ±1/2 ±1/2 ±1/2 LSB
VEE = –15 V ±  1.5 V or –12 V ±  0.6 V ±2 ±1 ±1 LSB
ANALOG INPUT
Input Ranges
Bipolar –5 +5 –5 +5 –5 +5 Volts
–10 +10 –10 +10 –10 +10 Volts
Unipolar 0 +10 0 +10 0 +10 Volts
0 +20 0 +20 0 +20 Volts
Input Impedance
10 Volt Span 3 5 7 3 5 7 3 5 7 kΩ
20 Volt Span 6 10 14 6 10 14 6 10 14 kΩ
DIGITAL CHARACTERISTICS1 (TMIN–TMAX)
Inputs2 (CE, CS, R/C, A0)
Logic “1” Voltage +2.0 +5.5 +2.0 +5.5 +2.0 +5.5 Volts
Logic “0” Voltage –0.5 +0.8 –0.5 +0.8 –0.5 +0.8 Volts
Current –20 +20 –20 +20 –20 +20 µA
Capacitance 5 5 5 pF
Output (DB11–DB0, STS)
Logic “1” Voltage (ISOURCE ≤ 500 µA) +2.4 +2.4 +2.4 Volts
Logic “0” Voltage (ISINK ≤ 1.6 mA) +0.4 +0.4 +0.4 Volts
Leakage (DB11–DB0, High-Z State) –20 +20 –20 +20 –20 +20 µA
Capacitance 5 5 5 pF
POWER SUPPLIES
Operating Range
VLOGIC +4.5 +5.5 +4.5 +5.5 +4.5 +5.5 Volts
VCC +11.4 +16.5 +11.4 +16.5 +11.4 +16.5 Volts
VEE –11.4 –16.5 –11.4 –16.5 –11.4 –16.5 Volts
Operating Current
ILOGIC 30 40 30 40 30 40 mA
ICC 2 5 2 5 2 5 mA
IEE 18 30 18 30 18 30 mA
POWER DISSIPATION 390 725 390 725 390 725 mW
INTERNAL REFERENCE VOLTAGE 9.98 10.0 10.02 9.98 10.0 10.02 9.99 10.0 10.01 Volts
Output Current (Available for External Loads)3 1.5 1.5 1.5 mA
(External Load Should not Change During Conversion)
PACKAGE OPTION4
Ceramic (D-28) AD574ASD AD574ATD AD574AUD
NOTES
1Detailed Timing Specifications appear in the Timing Section.
212/8 Input is not TTL-compatible and must be hard wired to VLOGIC or Digital Common.
3The reference should be buffered for operation on ±12 V supplies.
4D = Ceramic DIP.
Specifications subject to change without notice.
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ORDERING GUIDE
Resolution Max
Temperature Linearity Error No Missing Codes Full Scale
Model1 Range Max (TMIN to TMAX) (TMIN to TMAX) T.C. (ppm/°C)
AD574AJ(X) 0°C to +70°C ±1 LSB 11 Bits 50.0
AD574AK(X) 0°C to +70°C ±1/2 LSB 12 Bits 27.0
AD574AL(X) 0°C to +70°C ±1/2 LSB 12 Bits 10.0
AD574AS(X)2 –55°C to +125°C ±1 LSB 11 Bits 50.0
AD574AT(X)2 –55°C to +125°C ±1 LSB 12 Bits 25.0
AD574AU(X)2 –55°C to +125°C ±1 LSB 12 Bits 12.5
NOTES
1X = Package designator. Available packages are: D (D-28) for all grades. E (E-28A) for J and K grades and /883B processed S, T
and U grades. N (N-28) for J, K, and L grades. P (P-28A) for PLCC in J, K grades. Example: AD574AKN is K grade in plastic DIP.
2For details on grade and package offerings screened in accordance with MIL-STD-883, refer to Analog Devices Military Products
Databook.
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AD574A Block Diagram and Pin Configuration
ABSOLUTE MAXIMUM RATINGS*
(Specifications apply to all grades, except where noted)
VCC to Digital Common  . . . . . . . . . . . . . . . . . . 0 V to +16.5 V
VEE to Digital Common  . . . . . . . . . . . . . . . . . . . 0 V to –16.5 V
VLOGIC to Digital Common  . . . . . . . . . . . . . . . . . . 0 V to +7 V
Analog Common to Digital Common  . . . . . . . . . . . . . . . ±1 V
Control Inputs (CE, CS, AO 12/8, R/C) to
Digital Common  . . . . . . . . . . . . . . –0.5 V to VLOGIC + 0.5 V
Analog Inputs (REF IN, BIP OFF, 10 VIN) to
Analog Common  . . . . . . . . . . . . . . . . . . . . . . . . .VEE to VCC
20 VIN to Analog Common  . . . . . . . . . . . . . . . . . . . . . . ±24 V
REF OUT  . . . . . . . . . . . . . . . . . . Indefinite Short to Common
Momentary Short to VCC
Chip Temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175°C
Power Dissipation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 825 mW
Lead Temperature (Soldering, 10 sec).  . . . . . . . . . . . . +300°C
Storage Temperature (Ceramic)  . . . . . . . . . . –65°C to +150°C
(Plastic)  . . . . . . . . . . . . . . . . . . . . . . . . . . . –25°C to +100°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
AD574A
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DEFINITIONS OF SPECIFICATIONS
LINEARITY ERROR
Linearity error refers to the deviation of each individual code
from a line drawn from “zero” through “full scale”. The point
used as “zero” occurs 1/2 LSB (1.22 mV for 10 volt span) be-
fore the first code transition (all zeros to only the LSB “on”).
“Full scale” is defined as a level 1 1/2 LSB beyond the last code
transition (to all ones). The deviation of a code from the true
straight line is measured from the middle of each particular
code.
The AD574AK, L, T, and U grades are guaranteed for maxi-
mum nonlinearity of ±1/2 LSB. For these grades, this means
that an analog value which falls exactly in the center of a given
code width will result in the correct digital output code. Values
nearer the upper or lower transition of the code width may pro-
duce the next upper or lower digital output code. The AD574AJ
and S grades are guaranteed to ±1 LSB max error. For these
grades, an analog value which falls within a given code width
will result in either the correct code for that region or either
adjacent one.
Note that the linearity error is not user-adjustable.
DIFFERENTIAL LINEARITY ERROR (NO MISSING
CODES)
A specification which guarantees no missing codes requires that
every code combination appear in a monotonic increasing se-
quence as the analog input level is increased. Thus every code
must have a finite width. For the AD574AK, L, T, and U
grades, which guarantee no missing codes to 12-bit resolution,
all 4096 codes must be present over the entire operating tem-
perature ranges. The AD574AJ and S grades guarantee no miss-
ing codes to 11-bit resolution over temperature; this means that
all code combinations of the upper 11 bits must be present; in
practice very few of the 12-bit codes are missing.
UNIPOLAR OFFSET
The first transition should occur at a level 1/2 LSB above analog
common. Unipolar offset  is defined as the deviation of the actual
transition from that point. This offset can be adjusted as discussed
on the following two pages. The unipolar offset temperature
coefficient specifies the maximum change of the transition point
over temperature, with or without external adjustment.
BIPOLAR OFFSET
In the bipolar mode the major carry transition (0111 1111 1111
to 1000 0000 0000) should occur for an analog value 1/2 LSB
below analog common. The bipolar offset error and temperature
coefficient specify the initial deviation and maximum change in
the error over temperature.
QUANTIZATION UNCERTAINTY
Analog-to-digital converters exhibit an inherent quantization
uncertainty of ±1/2 LSB. This uncertainty is a fundamental
characteristic of the quantization process and cannot be reduced
for a converter of given resolution.
LEFT-JUSTIFIED DATA
The data format used in the AD574A is left-justified. This
means that the data represents the analog input as a fraction of
full-scale, ranging from 0 to 
4095
4096 . This implies a binary point
to the left of the MSB.
FULL-SCALE CALIBRATION ERROR
The last transition (from 1111 1111 1110 to 1111 1111 1111)
should occur for an analog value 1 1/2 LSB below the nominal
full scale (9.9963 volts for 10.000 volts full scale). The full-scale
calibration error is the deviation of the actual level at the last
transition from the ideal level. This error, which is typically
0.05% to 0.1% of full scale, can be trimmed out as shown in
Figures 3 and 4.
TEMPERATURE COEFFICIENTS
The temperature coefficients for full-scale calibration, unipolar
offset, and bipolar offset specify the maximum change from the
initial (25°C) value to the value at TMIN or TMAX.
POWER SUPPLY REJECTION
The standard specifications for the AD574A assume use of
+5.00 V and ±15.00 V or ±12.00 V supplies. The only effect of
power supply error on the performance of the device will be a
small change in the full-scale calibration. This will result in a
linear change in all lower order codes. The specifications show
the maximum full-scale change from the initial value with the
supplies at the various limits.
CODE WIDTH
A fundamental quantity for A/D converter specifications is the
code width. This is defined as the range of analog input values
for which a given digital output code will occur. The nominal
value of a code width is equivalent to 1 least significant bit
(LSB) of the full-scale range or 2.44 mV out of 10 volts for a
12-bit ADC.
THE AD574A OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING
TEMPERATURE RANGE
AD574A
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CIRCUIT OPERATION
The AD574A is a complete 12-bit A/D converter which requires
no external components to provide the complete successive-
approximation analog-to-digital conversion function. A block
diagram of the AD574A is shown in Figure 1.
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Figure 1. Block Diagram of AD574A 12-Bit A-to-D Converter
When the control section is commanded to initiate a conversion
(as described later), it enables the clock and resets the successive-
approximation register (SAR) to all zeros. Once a conversion
cycle has begun, it cannot be stopped or restarted and data is
not available from the output buffers. The SAR, timed by the
clock, will sequence through the conversion cycle and return an
end-of-convert flag to the control section. The control section
will then disable the clock, bring the output status flag low, and
enable control functions to allow data read functions by external
command.
During the conversion cycle, the internal 12-bit current output
DAC is sequenced by the SAR from the most significant bit
(MSB) to least significant bit (LSB) to provide an output cur-
rent which accurately balances the input signal current through
the 5 kΩ (or 10 kΩ) input resistor. The comparator determines
whether the addition of each successively-weighted bit current
causes the DAC current sum to be greater or less than the input
current; if the sum is less, the bit is left on; if more, the bit is
turned off. After testing all the bits, the SAR contains a 12-bit
binary code which accurately represents the input signal to
within ±1/2 LSB.
The temperature-compensated buried Zener reference provides
the primary voltage reference to the DAC and guarantees excel-
lent stability with both time and temperature. The reference is
trimmed to 10.00 volts ±0.2%; it can supply up to 1.5 mA to an
external load in addition to the requirements of the reference in-
put resistor (0.5 mA) and bipolar offset resistor (1 mA) when
the AD574A is powered from ±15 V supplies. If the AD574A is
used with ±12 V supplies, or if external current must be sup-
plied over the full temperature range, an external buffer ampli-
fier is recommended. Any external load on the AD574A
reference must remain constant during conversion. The
thin-film application resistors are trimmed to match the
full-scale output current of the DAC. There are two 5 kΩ input
scaling resistors to allow either a 10 volt or 20 volt span. The
10 kΩ bipolar offset resistor is grounded for unipolar operation
and connected to the 10 volt reference for bipolar operation.
DRIVING THE AD574 ANALOG INPUT
The internal circuitry of the AD574 dictates that its analog
input be driven by a low source impedance. Voltage changes at
the current summing node of the internal comparator result in
abrupt modulations of the current at the analog input. For accu-
rate 12-bit conversions the driving source must be capable of
holding a constant output voltage under these dynamically
changing load conditions.
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OPEN LOOP OUTPUT IMPEDANCE.
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RESISTORS
Figure 2. Op Amp – AD574A Interface
The output impedance of an op amp has an open-loop value
which, in a closed loop, is divided by the loop gain available at
the frequency of interest. The amplifier should have acceptable
loop gain at 500 kHz for use with the AD574A. To check
whether the output properties of a signal source are suitable,
monitor the AD574’s input with an oscilloscope while a conver-
sion is in progress. Each of the 12 disturbances should subside
in 1 µs or less.
For applications involving the use of a sample-and-hold ampli-
fier, the AD585 is recommended. The AD711 or AD544 op
amps are recommended for dc applications.
SAMPLE-AND-HOLD AMPLIFIERS
Although the conversion time of the AD574A is a maximum of
35 µs, to achieve accurate 12-bit conversions of frequencies
greater than a few Hz requires the use of a sample-and-hold
amplifier (SHA). If the voltage of the analog input signal driving
the AD574A changes by more than 1/2 LSB over the time
interval needed to make a conversion, then the input requires a
SHA.
The AD585 is a high linearity SHA capable of directly driving
the analog input of the AD574A. The AD585’s fast acquisition
time, low aperture and low aperture jitter are ideally suited for
high-speed data acquisition systems. Consider the AD574A
converter with a 35 µs conversion time and an input signal of
10 V p-p: the maximum frequency which may be applied to
achieve rated accuracy is 1.5 Hz. However, with the addition of
an AD585, as shown in Figure 3, the maximum frequency
increases to 26 kHz.
The AD585’s low output impedance, fast-loop response, and
low droop maintain 12-bits of accuracy under the changing load
conditions that occur during a conversion, making it suitable for
use in high accuracy conversion systems. Many other SHAs
cannot achieve 12-bits of accuracy and can thus compromise a
system. The AD585 is recommended for AD574A applications
requiring a sample and hold.
An alternate approach is to use the AD1674, which combines
the ADC and SHA on one chip, with a total throughput time of
10 µs.
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Figure 3. AD574A with AD585 Sample and Hold
SUPPLY DECOUPLING AND LAYOUT
CONSIDERATIONS
It is critically important that the AD574A power supplies be fil-
tered, well regulated, and free from high frequency noise. Use of
noisy supplies will cause unstable output codes. Switching
power supplies are not recommended for circuits attempting to
achieve 12-bit accuracy unless great care is used in filtering any
switching spikes present in the output. Remember that a few
millivolts of noise represents several counts of error in a 12-bit
ADC.
Decoupling capacitors should be used on all power supply pins;
the +5 V supply decoupling capacitor should be connected
directly from Pin 1 to Pin 15 (digital common) and the +VCC
and –VEE pins should be decoupled directly to analog common
(Pin 9). A suitable decoupling capacitor is a 4.7 µF tantalum
type in parallel with a 0.1 µF disc ceramic type.
Circuit layout should attempt to locate the AD574A, associated
analog input circuitry, and interconnections as far as possible
from logic circuitry. For this reason, the use of wire-wrap circuit
construction is not recommended. Careful printed circuit con-
struction is preferred.
GROUNDING CONSIDERATIONS
The analog common at Pin 9 is the ground reference point for
the internal reference and is thus the “high quality” ground for
the AD574A; it should be connected directly to the analog refer-
ence point of the system.  In order to achieve all of the high
accuracy performance available from the AD574A in an envi-
ronment of high digital noise content, the analog and digital
commons should be connected together at the package. In some
situations, the digital common at Pin 15 can be connected to
the most convenient ground reference point; analog power
return is preferred.
UNIPOLAR RANGE CONNECTIONS FOR THE AD574A
The AD574A contains all the active components required to
perform a complete 12-bit A/D conversion. Thus, for most situ-
ations, all that is necessary is connection of the power supplies
(+5 V, +12 V/+15 V and –12 V/–15 V), the analog input, and
the conversion initiation command, as discussed on the next
page. Analog input connections and calibration are easily ac-
complished; the unipolar operating mode is shown in Figure 4.
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Figure 4. Unipolar Input Connections
All of the thin-film application resistors of the AD574A are
trimmed for absolute calibration. Therefore, in many applica-
tions, no calibration trimming will be required. The absolute
accuracy for each grade is given in the specification tables.
For example, if no trims are used, the AD574AK guarantees
±1 LSB max zero offset error and ±0.25% (10 LSB) max
full-scale error. (Typical full-scale error is ±2 LSB.) If the offset
trim is not required, Pin 12 can be connected directly to Pin 9;
the two resistors and trimmer for Pin 12 are then not needed. If
the full-scale trim is not needed, a 50 Ω ±  1% metal film resistor
should be connected between Pin 8 and Pin 10.
The analog input is connected between Pin 13 and Pin 9 for a
0 V to +10 V input range, between 14 and Pin 9 for a 0 V to
+20 V input range. The AD574A easily accommodates an input
signal beyond the supplies. For the 10 volt span input, the LSB
has a nominal value of 2.44 mV; for the 20 volt span, 4.88 mV.
If a 10.24 V range is desired (nominal 2.5 mV/bit), the gain
trimmer (R2) should be replaced by a 50 Ω resistor, and a
200 Ω trimmer inserted in series with the analog input to Pin 13
for a full-scale range of 20.48 V (5 mV/bit), use a 500 Ω trim-
mer into Pin 14. The gain trim described below is now done
with these trimmers. The nominal input impedance into Pin 13
is 5 kΩ, and 10 kΩ into Pin 14.
UNIPOLAR CALIBRATION
The AD574A is intended to have a nominal 1/2 LSB offset so
that the exact analog input for a given code will be in the middle
of that code (halfway between the transitions to the codes above
and below it). Thus, the first transition (from 0000 0000 0000
to 0000 0000 0001) will occur for an input level of +1/2 LSB
(1.22 mV for 10 V range).
If Pin 12 is connected to Pin 9, the unit will behave in this man-
ner, within specifications. If the offset trim (R1) is used, it
should be trimmed as above, although a different offset can be
set for a particular system requirement. This circuit will give ap-
proximately ±15 mV of offset trim range.
AD574A
REV. B–8–
The full-scale trim is done by applying a signal 1 1/2 LSB below
the nominal full scale (9.9963 for a 10 V range). Trim R2 to
give the last transition (1111 1111 1110 to 1111 1111 1111).
BIPOLAR OPERATION
The connections for bipolar ranges are shown in Figure 5.
Again, as for the unipolar ranges, if the offset and gain specifica-
tions are sufficient, one or both of the trimmers shown can be
replaced by a 50 Ω ±  1% fixed resistor. Bipolar calibration is
similar to unipolar calibration. First, a signal 1/2 LSB above
negative full scale (–4.9988 V for the ±5 V range) is applied and
R1 is trimmed to give the first transition (0000 0000 0000 to
0000 0000 0001). Then a signal 1 1/2 LSB below positive full
scale (+4.9963 V the ±5 V range) is applied and R2 trimmed to
give the last transition (1111 11111110 to 1111 1111 1111).
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Figure 5. Bipolar Input Connections
CONTROL LOGIC
The AD574A contains on-chip logic to provide conversion ini-
tiation and data read operations from signals commonly avail-
able in microprocessor systems. Figure 6 shows the internal
logic circuitry of the AD574A.
The control signals CE, CS, and R/C control the operation of
the converter. The state of R/C when CE and CS are both
asserted determines whether a data read (R/C = 1) or a convert
(R/C = 0) is in progress. The register control inputs AO and
12/8 control conversion length and data format. The AO line is
usually tied to the least significant bit of the address bus. If a
conversion is started with AO low, a full 12-bit conversion cycle
is initiated. If AO is high during a convert start, a shorter 8-bit
conversion cycle results.  During data read operations, AO deter-
mines whether the three-state buffers containing the 8 MSBs of
the conversion result (AO = 0) or the 4 LSBs (AO = 1) are
enabled. The 12/8 pin determines whether the output data is
to be organized as two 8-bit words (12/8 tied to DIGITAL
COMMON) or a single 12-bit word (12/8 tied to VLOGIC). The
12/8 pin is not TTL-compatible and must be hard-wired to
either VLOGIC or DIGITAL COMMON. In the 8-bit mode, the
byte addressed when AO is high contains the 4 LSBs from the
conversion followed by four trailing zeroes. This organization
allows the data lines to be overlapped for direct interface to
8-bit buses without the need for external three-state buffers.
It is not recommended that AO change state during a data read
operation. Asymmetrical enable and disable times of the
three-state buffers could cause internal bus contention resulting
in potential damage to the AD574A.
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Figure 6. AD574A Control Logic
An output signal, STS, indicates the status of the converter.
STS goes high at the beginning of a conversion and returns low
when the conversion cycle is complete.
Table I. AD574A Truth Table
CE CS R/C 12/8 AO Operation
0 X X X X None
X 1 X X X None
1 0 0 X 0 Initiate 12-Bit Conversion
1 0 0 X 1 Initiate 8-Bit Conversion
1 0 1 Pin 1 X Enable 12-Bit Parallel Output
1 0 1 Pin 15 0 Enable 8 Most Significant Bits
1 0 1 Pin 15 1 Enable 4 LSBs + 4 Trailing Zeroes
TIMING
The AD574A is easily interfaced to a wide variety of micropro-
cessors and other digital systems. The following discussion of
the timing requirements of the AD574A control signals should
provide the system designer with useful insight into the opera-
tion of the device.
Table II. Convert Start Timing—Full Control Mode
Symbol Parameter Min Typ Max Units
tDSC STS Delay from CE 400 ns
tHEC CE Pulse Width 300 ns
tSSC CS to CE Setup 300 ns
tHSC CS Low During CE High 200 ns
tSRC R/C to CE Setup 250 ns
tHRC R/C Low During CE High 200 ns
tSAC AO to CE Setup 0 ns
tHAC AO Valid During CE High 300 ns
tC Conversion Time
8-Bit Cycle 10 24 µs
12-Bit Cycle 15 35 µs
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Figure 7 shows a complete timing diagram for the AD574A con-
vert start operation. R/C should be low before both CE and CS
are asserted; if R/C is high, a read operation will momentarily
occur, possibly resulting in system bus contention. Either CE or
CS may be used to initiate a conversion; however, use of CE is
recommended since it includes one less propagation delay than
CS and is the faster input. In Figure 7, CE is used to initiate the
conversion.
Figure 7. Convert Start Timing
Once a conversion is started and the STS line goes high, convert
start commands will be ignored until the conversion cycle is
complete. The output data buffers cannot be enabled during
conversion.
Figure 8 shows the timing for data read operations. During data
read operations, access time is measured from the point where
CE and R/C both are high (assuming CS is already low). If CS
is used to enable the device, access time is extended by 100 ns.
Figure 8. Read Cycle Timing
In the 8-bit bus interface mode (12/8 input wired to DIGITAL
COMMON), the address bit, AO, must be stable at least 150 ns
prior to CE going high and must remain stable during the entire
read cycle. If AO is allowed to change, damage to the AD574A
output buffers may result.
Table III. Read Timing—Full Control Mode
Symbol Parameter Min Typ Max Units
tDD1 Access Time (from CE) 200 ns
tHD Data Valid After CE Low 25 ns
tHL2 Output Float Delay 100 ns
tSSR CS to CE Setup 150 ns
tSRR R/C to CE Setup 0 ns
tSAR AO to CE Setup 150 ns
tHSR CS Valid After CE Low 50 ns
tHRR R/C High After CE Low 0 ns
tHAR AO Valid After CE Low 50 ns
NOTES
1tDD is measured with the load circuit of Figure 9 and defined as the time
required for an output to cross 0.4 V or 2.4 V.
2tHL is defined as the time required for the data lines to change 0.5 V when
loaded with the circuit of Figure 10.
a. High-Z to Logic 1  b. High-Z to Logic 0
Figure 9. Load Circuit  for Access Time Test
a. Logic 1 to High-Z  b. Logic 0 to High-Z
Figure 10. Load Circuit for Output Float Delay Test
“STAND-ALONE” OPERATION
The AD574A can be used in a “stand-alone” mode, which is
useful in systems with dedicated input ports available and thus
not requiring full bus interface capability.
In this mode, CE and 12/8 are wired high, CS and AO are wired
low, and conversion is controlled by R/C. The three-state buff-
ers are enabled when R/C is high and a conversion starts when
R/C goes low. This allows two possible control signals—a high
pulse or a low pulse. Operation with a low pulse is shown in
Figure 11. In this case, the outputs are forced into the high
impedance state in response to the falling edge of R/C and return
Figure 11. Low Pulse for R/C—Outputs Enabled After
Conversion
AD574A
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to valid logic levels after the conversion cycle is completed. The
STS line goes high 600 ns after R/C goes low and returns low
300 ns after data is valid.
If conversion is initiated by a high pulse as shown in Figure 12,
the data lines are enabled during the time when R/C is high.
The falling edge of R/C starts the next conversion, and the data
lines return to three-state (and remain three-state) until the next
high pulse of R/C.
Figure 12. High Pulse for R/C—Outputs Enabled While R/C
High, Otherwise High-Z
Table IV. Stand-Alone Mode Timing
Symbol Parameter Min Typ Max Units
tHRL Low R/C Pulse Width 250 ns
tDS STS Delay from R/C 600 ns
tHDR Data Valid After R/C Low 25 ns
tHL Output Float Delay 150 ns
tHS STS Delay After Data Valid 300 1000 ns
tHRH High R/C Pulse Width 300 ns
tDDR Data Access Time 250 ns
Usually the low pulse for R/C stand-alone mode will be used.
Figure 13 illustrates a typical stand-alone configuration for 8086
type processors. The addition of the 74F/S374 latches improves
bus access/release times and helps minimize digital feedthrough
to the analog portion of the converter.
Figure 13. 8086 Stand-Alone Configuration
INTERFACING THE AD574A TO MICROPROCESSORS
The control logic of the AD574A makes direct connection to
most microprocessor system buses possible. While it is impos-
sible to describe the details of the interface connections for every
microprocessor type, several representative examples will be
described here.
GENERAL A/D CONVERTER INTERFACE
CONSIDERATIONS
A typical A/D converter interface routine involves several
operations. First, a write to the ADC address initiates a conver-
sion. The processor must then wait for the conversion cycle to
complete, since most ADCs take longer than one instruction
cycle to complete a conversion. Valid data can, of course, only
be read after the conversion is complete. The AD574A provides
an output signal (STS) which indicates when a conversion is in
progress. This signal can be polled by the processor by reading
it through an external three-state buffer (or other input port).
The STS signal can also be used to generate an interrupt upon
completion of conversion, if the system timing requirements are
critical (bear in mind that the maximum conversion time of the
AD574A is only 35 microseconds) and the processor has other
tasks to perform during the ADC conversion cycle. Another
possible time-out method is to assume that the ADC will take
35 microseconds to convert, and insert a sufficient number of
“do-nothing” instructions to ensure that 35 microseconds of
processor time is consumed.
Once it is established that the conversion is finished, the data
can be read. In the case of an ADC of 8-bit resolution (or less),
a single data read operation is sufficient. In the case of convert-
ers with more data bits than are available on the bus, a choice of
data formats is required, and multiple read operations are needed.
The AD574A includes internal logic to permit direct interface
to 8-bit or 16-bit data buses, selected by connection of the 12/8
input. In 16-bit bus applications (12/8 high) the data lines
(DB11 through DB0) may be connected to either the 12 most
significant or 12 least significant bits of the data bus. The re-
maining four bits should be masked in software. The interface
to an 8-bit data bus (12/8 low) is done in a left-justified format.
The even address (A0 low) contains the 8 MSBs (DB11 through
DB4). The odd address (A0 high) contains the 4 LSBs (DB3
through DB0) in the upper half of the byte, followed by four
trailing zeroes, thus eliminating bit masking instructions.
It is not possible to rearrange the AD574A data lines for right
justified 8-bit bus interface.
Figure 14. AD574A Data Format for 8-Bit Bus
SPECIFIC PROCESSOR INTERFACE EXAMPLES
Z-80 System Interface
The AD574A may be interfaced to the Z-80 processor in an I/O
or memory mapped configuration. Figure 15 illustrates an I/O
or mapped configuration. The Z-80 uses address lines A0–A7 to
decode the I/O port address.
An interesting feature of the Z-80 is that during I/O operations a
single wait state is automatically inserted, allowing the AD574A
to be used with Z-80 processors having clock speeds up to 4 MHz.
For applications faster than 4 MHz use the wait state generator
in Figure 16. In a memory mapped configuration the AD574A
may be interfaced to Z-80 processors with clock speeds of up to
2.5 MHz.
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Figure 15. Z80—AD574A Interface
Figure 16. Wait State Generator
IBM PC Interface
The AD574A appears in Figure 17 interfaced to the 4 MHz
8088 processor of an IBM PC. Since the device resides in I/O
space, its address is decoded from only the lower ten address
lines and must be gated with AEN (active low) to mask out in-
ternal DMA cycles which use the same I/O address space. This
active low signal is applied to CS. IOR and IOW are used to
initiate the conversion and read, and are gated together to drive
the chip enable, CE. Because the data bus width is limited to
8 bits, the AD574A data resides in two adjacent addresses
selected by A0.
Figure 17. IBM PC—AD574A Interface
Note: Due to the large number of options that may be installed
in the PC, the I/O bus loading should be limited to one Schottky
TTL load. Therefore, a buffer/driver should be used when inter-
facing more than two AD574As to the I/O bus.
8086 Interface
The data mode select pin (12/8) of the AD574A should be con-
nected to VLOGIC to provide a 12-bit data output. To prevent
possible bus contention, a demultiplexed and buffered address/
data bus is recommended. In the cases where the 8-bit short
conversion cycle is not used, A0 should be tied to digital com-
mon. Figure 18 shows a typical 8086 configuration.
Figure 18. 8086—AD574A with Buffered Bus lnterface
For clock speeds greater than 4 MHz wait state insertion similar
to Figure 16 is recommended to ensure sufficient CE and R/C
pulse duration.
The AD574A can also be interfaced in a stand-alone mode (see
Figure 13). A low going pulse derived from the 8086’s WR sig-
nal logically ORed with a low address decode starts the conver-
sion. At the end of the conversion, STS clocks the data into the
three-state latches.
68000 Interface
The AD574, when configured in the stand-alone mode, will eas-
ily interface to the 4 MHz version of the 68000 microprocessor.
The 68000 R/W signal combined with a low address decode ini-
tiates conversion. The UDS or LDS signal, with the decoded
address, generates the DTACK input to the processor, latching
in the AD574A’s data. Figure 19 illustrates this configuration.
Figure 19. 68000—AD574A Interface
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